A new DSP architecture for correcting errors using viterbi algorithm

Sungchul Yoon, Sangwook Kim, Jaeseuk Oh, Sungho Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Due to the development of wireless internet and an increasing number of internet users, transferring and receiving errorless data in realtime can be the most important method to guarantee the QoS (Quality of Service) of internet. Convolutional encoding and Viterbi decoding are the widely used techniques to enhance the performance of BER (bit error rate) in the application area such as satellite communications systems. As a method to enhance the QoS of internet, a new DSP architecture that can effectively materialize the Viterbi algorithm, one of the algorithms that can correct errors during data transfer, is introduced in this paper. A new architecture and a new instruction set, which can handle the Viterbi algorithm faster, and simplify the Euclidean distance calculation, are defined. The performance assessment result shows that the proposed DSP can execute the Viterbi algorithm faster than other DSPs. Using 0.18 μm CMOS technology, the new DSP operates in 100 MHz, and consumes 218 μA/MHz.

Original languageEnglish
Title of host publicationAdvanced Internet Services and Applications - 1st International Workshop, AISA 2002, Proceedings
PublisherSpringer Verlag
Pages95-102
Number of pages8
Volume2402
ISBN (Print)3540439684, 9783540439684
Publication statusPublished - 2002 Jan 1
Event1st International Workshop on Advanced Internet Services and Applications, AISA 2002 - Seoul, Korea, Republic of
Duration: 2002 Aug 12002 Aug 2

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume2402
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other1st International Workshop on Advanced Internet Services and Applications, AISA 2002
CountryKorea, Republic of
CitySeoul
Period02/8/102/8/2

Fingerprint

Viterbi Algorithm
Viterbi algorithm
Internet
Quality of Service
Quality of service
Satellite Communication
Satellite communication systems
Performance Assessment
Data Transfer
Data transfer
Euclidean Distance
Bit error rate
Communication Systems
Decoding
Error Rate
Simplify
Encoding
Real-time
Architecture

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Cite this

Yoon, S., Kim, S., Oh, J., & Kang, S. (2002). A new DSP architecture for correcting errors using viterbi algorithm. In Advanced Internet Services and Applications - 1st International Workshop, AISA 2002, Proceedings (Vol. 2402, pp. 95-102). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2402). Springer Verlag.
Yoon, Sungchul ; Kim, Sangwook ; Oh, Jaeseuk ; Kang, Sungho. / A new DSP architecture for correcting errors using viterbi algorithm. Advanced Internet Services and Applications - 1st International Workshop, AISA 2002, Proceedings. Vol. 2402 Springer Verlag, 2002. pp. 95-102 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{e86f779ed33a4b7283a5fdbed18eb651,
title = "A new DSP architecture for correcting errors using viterbi algorithm",
abstract = "Due to the development of wireless internet and an increasing number of internet users, transferring and receiving errorless data in realtime can be the most important method to guarantee the QoS (Quality of Service) of internet. Convolutional encoding and Viterbi decoding are the widely used techniques to enhance the performance of BER (bit error rate) in the application area such as satellite communications systems. As a method to enhance the QoS of internet, a new DSP architecture that can effectively materialize the Viterbi algorithm, one of the algorithms that can correct errors during data transfer, is introduced in this paper. A new architecture and a new instruction set, which can handle the Viterbi algorithm faster, and simplify the Euclidean distance calculation, are defined. The performance assessment result shows that the proposed DSP can execute the Viterbi algorithm faster than other DSPs. Using 0.18 μm CMOS technology, the new DSP operates in 100 MHz, and consumes 218 μA/MHz.",
author = "Sungchul Yoon and Sangwook Kim and Jaeseuk Oh and Sungho Kang",
year = "2002",
month = "1",
day = "1",
language = "English",
isbn = "3540439684",
volume = "2402",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
publisher = "Springer Verlag",
pages = "95--102",
booktitle = "Advanced Internet Services and Applications - 1st International Workshop, AISA 2002, Proceedings",
address = "Germany",

}

Yoon, S, Kim, S, Oh, J & Kang, S 2002, A new DSP architecture for correcting errors using viterbi algorithm. in Advanced Internet Services and Applications - 1st International Workshop, AISA 2002, Proceedings. vol. 2402, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 2402, Springer Verlag, pp. 95-102, 1st International Workshop on Advanced Internet Services and Applications, AISA 2002, Seoul, Korea, Republic of, 02/8/1.

A new DSP architecture for correcting errors using viterbi algorithm. / Yoon, Sungchul; Kim, Sangwook; Oh, Jaeseuk; Kang, Sungho.

Advanced Internet Services and Applications - 1st International Workshop, AISA 2002, Proceedings. Vol. 2402 Springer Verlag, 2002. p. 95-102 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2402).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A new DSP architecture for correcting errors using viterbi algorithm

AU - Yoon, Sungchul

AU - Kim, Sangwook

AU - Oh, Jaeseuk

AU - Kang, Sungho

PY - 2002/1/1

Y1 - 2002/1/1

N2 - Due to the development of wireless internet and an increasing number of internet users, transferring and receiving errorless data in realtime can be the most important method to guarantee the QoS (Quality of Service) of internet. Convolutional encoding and Viterbi decoding are the widely used techniques to enhance the performance of BER (bit error rate) in the application area such as satellite communications systems. As a method to enhance the QoS of internet, a new DSP architecture that can effectively materialize the Viterbi algorithm, one of the algorithms that can correct errors during data transfer, is introduced in this paper. A new architecture and a new instruction set, which can handle the Viterbi algorithm faster, and simplify the Euclidean distance calculation, are defined. The performance assessment result shows that the proposed DSP can execute the Viterbi algorithm faster than other DSPs. Using 0.18 μm CMOS technology, the new DSP operates in 100 MHz, and consumes 218 μA/MHz.

AB - Due to the development of wireless internet and an increasing number of internet users, transferring and receiving errorless data in realtime can be the most important method to guarantee the QoS (Quality of Service) of internet. Convolutional encoding and Viterbi decoding are the widely used techniques to enhance the performance of BER (bit error rate) in the application area such as satellite communications systems. As a method to enhance the QoS of internet, a new DSP architecture that can effectively materialize the Viterbi algorithm, one of the algorithms that can correct errors during data transfer, is introduced in this paper. A new architecture and a new instruction set, which can handle the Viterbi algorithm faster, and simplify the Euclidean distance calculation, are defined. The performance assessment result shows that the proposed DSP can execute the Viterbi algorithm faster than other DSPs. Using 0.18 μm CMOS technology, the new DSP operates in 100 MHz, and consumes 218 μA/MHz.

UR - http://www.scopus.com/inward/record.url?scp=84949458350&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84949458350&partnerID=8YFLogxK

M3 - Conference contribution

SN - 3540439684

SN - 9783540439684

VL - 2402

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 95

EP - 102

BT - Advanced Internet Services and Applications - 1st International Workshop, AISA 2002, Proceedings

PB - Springer Verlag

ER -

Yoon S, Kim S, Oh J, Kang S. A new DSP architecture for correcting errors using viterbi algorithm. In Advanced Internet Services and Applications - 1st International Workshop, AISA 2002, Proceedings. Vol. 2402. Springer Verlag. 2002. p. 95-102. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).