A new floating-point normalization scheme by bit parallel operation of leading one position value

Kyung Nam Han, Sang Wook Han, Euisik Yoon

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

In this paper, a new normalization design method for a floating-point unit is presented. Shift amount information for normalization is devised to generate leading one position value (LOPV). LOPV is the number with all zero bits except the leading one position. LOPV can be easily generated by two NOR planes, which implies it can be implemented by bit-parallel operations. Therefore, LOPV can be acquired within about a half delay time of conventional leading zero counters (LZC). An additional NOR plane is required to decode the LOPV to shifter control signals. A total of three NOR planes and an actual shifter operation can implement the floating-point normalization. The chip has been fabricated by using a commercial TSMC 0.18 μm 5-metal CMOS technology with 1.8 V supply voltage. The core area is 550 μm x 200 μm and normalization delay has been measured as 1.4 ns.

Original languageEnglish
Title of host publication2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages221-224
Number of pages4
ISBN (Electronic)0780373634, 9780780373631
DOIs
Publication statusPublished - 2002
Event3rd IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Taipei, Taiwan, Province of China
Duration: 2002 Aug 62002 Aug 8

Publication series

Name2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings

Other

Other3rd IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002
CountryTaiwan, Province of China
CityTaipei
Period02/8/602/8/8

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A new floating-point normalization scheme by bit parallel operation of leading one position value'. Together they form a unique fingerprint.

  • Cite this

    Han, K. N., Han, S. W., & Yoon, E. (2002). A new floating-point normalization scheme by bit parallel operation of leading one position value. In 2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings (pp. 221-224). [1031572] (2002 IEEE Asia-Pacific Conference on ASIC, AP-ASIC 2002 - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APASIC.2002.1031572