A new genetic design for error correcting code for power minimization

Heesung Lee, Euntai Kim

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Error correcting codes (ECCs) are commonly used as a protection against the soft errors. Single error correcting and double error detecting (SECDED) codes are generally used for this purpose. Such circuits are widely used in industry in all types of memory, including caches and embedded memory. In this paper, a new genetic design for ECC is proposed to perform SECDED in the memory check circuit. The design is aimed at finding the implementation of ECC which consumes minimal power. We formulate the ECC design into a permutable optimization problem and employ special genetic operators appropriate for this formulation. Experiments are performed to demonstrate the performance of the proposed method.

Original languageEnglish
Pages (from-to)773-783
Number of pages11
JournalJournal of Circuits, Systems and Computers
Volume17
Issue number5
DOIs
Publication statusPublished - 2008 Oct 1

Fingerprint

Data storage equipment
Cache memory
Networks (circuits)
Mathematical operators
Industry
Experiments

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{a95486550b1145c09fa8ba7c430c9dd9,
title = "A new genetic design for error correcting code for power minimization",
abstract = "Error correcting codes (ECCs) are commonly used as a protection against the soft errors. Single error correcting and double error detecting (SECDED) codes are generally used for this purpose. Such circuits are widely used in industry in all types of memory, including caches and embedded memory. In this paper, a new genetic design for ECC is proposed to perform SECDED in the memory check circuit. The design is aimed at finding the implementation of ECC which consumes minimal power. We formulate the ECC design into a permutable optimization problem and employ special genetic operators appropriate for this formulation. Experiments are performed to demonstrate the performance of the proposed method.",
author = "Heesung Lee and Euntai Kim",
year = "2008",
month = "10",
day = "1",
doi = "10.1142/S0218126608004654",
language = "English",
volume = "17",
pages = "773--783",
journal = "Journal of Circuits, Systems and Computers",
issn = "0218-1266",
publisher = "World Scientific Publishing Co. Pte Ltd",
number = "5",

}

A new genetic design for error correcting code for power minimization. / Lee, Heesung; Kim, Euntai.

In: Journal of Circuits, Systems and Computers, Vol. 17, No. 5, 01.10.2008, p. 773-783.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A new genetic design for error correcting code for power minimization

AU - Lee, Heesung

AU - Kim, Euntai

PY - 2008/10/1

Y1 - 2008/10/1

N2 - Error correcting codes (ECCs) are commonly used as a protection against the soft errors. Single error correcting and double error detecting (SECDED) codes are generally used for this purpose. Such circuits are widely used in industry in all types of memory, including caches and embedded memory. In this paper, a new genetic design for ECC is proposed to perform SECDED in the memory check circuit. The design is aimed at finding the implementation of ECC which consumes minimal power. We formulate the ECC design into a permutable optimization problem and employ special genetic operators appropriate for this formulation. Experiments are performed to demonstrate the performance of the proposed method.

AB - Error correcting codes (ECCs) are commonly used as a protection against the soft errors. Single error correcting and double error detecting (SECDED) codes are generally used for this purpose. Such circuits are widely used in industry in all types of memory, including caches and embedded memory. In this paper, a new genetic design for ECC is proposed to perform SECDED in the memory check circuit. The design is aimed at finding the implementation of ECC which consumes minimal power. We formulate the ECC design into a permutable optimization problem and employ special genetic operators appropriate for this formulation. Experiments are performed to demonstrate the performance of the proposed method.

UR - http://www.scopus.com/inward/record.url?scp=60849102773&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=60849102773&partnerID=8YFLogxK

U2 - 10.1142/S0218126608004654

DO - 10.1142/S0218126608004654

M3 - Article

VL - 17

SP - 773

EP - 783

JO - Journal of Circuits, Systems and Computers

JF - Journal of Circuits, Systems and Computers

SN - 0218-1266

IS - 5

ER -