A new multi-site test for system-on-chip using multi-site star test architecture

Dongkwan Han, Yong Lee, Sungho Kang

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

As the system-on-chip (SoC) design becomes more complex, the test costs are increasing. One of the main obstacles of a test cost reduction is the limited number of test channels of the ATE while the number of pins in the design increases. To overcome this problem, a new test architecture using a channel sharing compliant with IEEE Standard 1149.1 and 1500 is proposed. It can significantly reduce the pin count for testing a SoC design. The test input data is transmitted using a test access mechanism composed of only input pins. A single test data output pin is used to measure the sink values. The experimental results show that the proposed architecture not only increases the number of sites to be tested simultaneously, but also reduces the test time. In addition, the yield loss owing to the proven contact problems can be reduced. Using the new architecture, it is possible to achieve a large test time and cost reduction for complex SoC designs with negligible design and test overheads.

Original languageEnglish
Pages (from-to)293-300
Number of pages8
JournalETRI Journal
Volume36
Issue number2
DOIs
Publication statusPublished - 2014 Jan 1

Fingerprint

Stars
Cost reduction
Large scale systems
System-on-chip
Testing
Costs

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Computer Science(all)
  • Electrical and Electronic Engineering

Cite this

Han, Dongkwan ; Lee, Yong ; Kang, Sungho. / A new multi-site test for system-on-chip using multi-site star test architecture. In: ETRI Journal. 2014 ; Vol. 36, No. 2. pp. 293-300.
@article{0fd7868351d647d58f7fa301cbccc1a8,
title = "A new multi-site test for system-on-chip using multi-site star test architecture",
abstract = "As the system-on-chip (SoC) design becomes more complex, the test costs are increasing. One of the main obstacles of a test cost reduction is the limited number of test channels of the ATE while the number of pins in the design increases. To overcome this problem, a new test architecture using a channel sharing compliant with IEEE Standard 1149.1 and 1500 is proposed. It can significantly reduce the pin count for testing a SoC design. The test input data is transmitted using a test access mechanism composed of only input pins. A single test data output pin is used to measure the sink values. The experimental results show that the proposed architecture not only increases the number of sites to be tested simultaneously, but also reduces the test time. In addition, the yield loss owing to the proven contact problems can be reduced. Using the new architecture, it is possible to achieve a large test time and cost reduction for complex SoC designs with negligible design and test overheads.",
author = "Dongkwan Han and Yong Lee and Sungho Kang",
year = "2014",
month = "1",
day = "1",
doi = "10.4218/etrij.14.0113.0469",
language = "English",
volume = "36",
pages = "293--300",
journal = "ETRI Journal",
issn = "1225-6463",
publisher = "ETRI",
number = "2",

}

A new multi-site test for system-on-chip using multi-site star test architecture. / Han, Dongkwan; Lee, Yong; Kang, Sungho.

In: ETRI Journal, Vol. 36, No. 2, 01.01.2014, p. 293-300.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A new multi-site test for system-on-chip using multi-site star test architecture

AU - Han, Dongkwan

AU - Lee, Yong

AU - Kang, Sungho

PY - 2014/1/1

Y1 - 2014/1/1

N2 - As the system-on-chip (SoC) design becomes more complex, the test costs are increasing. One of the main obstacles of a test cost reduction is the limited number of test channels of the ATE while the number of pins in the design increases. To overcome this problem, a new test architecture using a channel sharing compliant with IEEE Standard 1149.1 and 1500 is proposed. It can significantly reduce the pin count for testing a SoC design. The test input data is transmitted using a test access mechanism composed of only input pins. A single test data output pin is used to measure the sink values. The experimental results show that the proposed architecture not only increases the number of sites to be tested simultaneously, but also reduces the test time. In addition, the yield loss owing to the proven contact problems can be reduced. Using the new architecture, it is possible to achieve a large test time and cost reduction for complex SoC designs with negligible design and test overheads.

AB - As the system-on-chip (SoC) design becomes more complex, the test costs are increasing. One of the main obstacles of a test cost reduction is the limited number of test channels of the ATE while the number of pins in the design increases. To overcome this problem, a new test architecture using a channel sharing compliant with IEEE Standard 1149.1 and 1500 is proposed. It can significantly reduce the pin count for testing a SoC design. The test input data is transmitted using a test access mechanism composed of only input pins. A single test data output pin is used to measure the sink values. The experimental results show that the proposed architecture not only increases the number of sites to be tested simultaneously, but also reduces the test time. In addition, the yield loss owing to the proven contact problems can be reduced. Using the new architecture, it is possible to achieve a large test time and cost reduction for complex SoC designs with negligible design and test overheads.

UR - http://www.scopus.com/inward/record.url?scp=84897370612&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897370612&partnerID=8YFLogxK

U2 - 10.4218/etrij.14.0113.0469

DO - 10.4218/etrij.14.0113.0469

M3 - Article

VL - 36

SP - 293

EP - 300

JO - ETRI Journal

JF - ETRI Journal

SN - 1225-6463

IS - 2

ER -