A new scan partition scheme for low-power embedded system

Hong Sik Kim, Cheong Ghil Kim, Sungho Kang

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

A new scan partition architecture to reduce both the average and peak power dissipation during scan testing is proposed for low-power embedded systems. In scan-based testing, due to the extremely high switching activity during the scan shift operation, the power consumption increases considerably. In addition, the reduced correlation between consecutive test patterns may increase the power consumed during the capture cycle. In the proposed architecture, only a subset of scan cells is loaded with test stimulus and captured with test responses by freezing the remaining scan cells according to the spectrum of unspecified bits in the test cubes. To optimize the proposed process, a novel graph-based heuristic to partition the scan chain into several segments and a technique to increase the number of don't cares in the given test set have been developed. Experimental results on large ISCAS89 benchmark circuits show that the proposed technique, compared to the traditional full scan scheme, can reduce both the average switching activities and the average peak switching activities by 92.37% and 41.21%, respectively.

Original languageEnglish
Pages (from-to)412-420
Number of pages9
JournalETRI Journal
Volume30
Issue number3
DOIs
Publication statusPublished - 2008 Jan 1

Fingerprint

Embedded systems
Testing
Freezing
Energy dissipation
Electric power utilization
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Computer Science(all)
  • Electrical and Electronic Engineering

Cite this

Kim, Hong Sik ; Kim, Cheong Ghil ; Kang, Sungho. / A new scan partition scheme for low-power embedded system. In: ETRI Journal. 2008 ; Vol. 30, No. 3. pp. 412-420.
@article{51f4728a79af492c8599250a9482ffbf,
title = "A new scan partition scheme for low-power embedded system",
abstract = "A new scan partition architecture to reduce both the average and peak power dissipation during scan testing is proposed for low-power embedded systems. In scan-based testing, due to the extremely high switching activity during the scan shift operation, the power consumption increases considerably. In addition, the reduced correlation between consecutive test patterns may increase the power consumed during the capture cycle. In the proposed architecture, only a subset of scan cells is loaded with test stimulus and captured with test responses by freezing the remaining scan cells according to the spectrum of unspecified bits in the test cubes. To optimize the proposed process, a novel graph-based heuristic to partition the scan chain into several segments and a technique to increase the number of don't cares in the given test set have been developed. Experimental results on large ISCAS89 benchmark circuits show that the proposed technique, compared to the traditional full scan scheme, can reduce both the average switching activities and the average peak switching activities by 92.37{\%} and 41.21{\%}, respectively.",
author = "Kim, {Hong Sik} and Kim, {Cheong Ghil} and Sungho Kang",
year = "2008",
month = "1",
day = "1",
doi = "10.4218/etrij.08.0107.0092",
language = "English",
volume = "30",
pages = "412--420",
journal = "ETRI Journal",
issn = "1225-6463",
publisher = "ETRI",
number = "3",

}

A new scan partition scheme for low-power embedded system. / Kim, Hong Sik; Kim, Cheong Ghil; Kang, Sungho.

In: ETRI Journal, Vol. 30, No. 3, 01.01.2008, p. 412-420.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A new scan partition scheme for low-power embedded system

AU - Kim, Hong Sik

AU - Kim, Cheong Ghil

AU - Kang, Sungho

PY - 2008/1/1

Y1 - 2008/1/1

N2 - A new scan partition architecture to reduce both the average and peak power dissipation during scan testing is proposed for low-power embedded systems. In scan-based testing, due to the extremely high switching activity during the scan shift operation, the power consumption increases considerably. In addition, the reduced correlation between consecutive test patterns may increase the power consumed during the capture cycle. In the proposed architecture, only a subset of scan cells is loaded with test stimulus and captured with test responses by freezing the remaining scan cells according to the spectrum of unspecified bits in the test cubes. To optimize the proposed process, a novel graph-based heuristic to partition the scan chain into several segments and a technique to increase the number of don't cares in the given test set have been developed. Experimental results on large ISCAS89 benchmark circuits show that the proposed technique, compared to the traditional full scan scheme, can reduce both the average switching activities and the average peak switching activities by 92.37% and 41.21%, respectively.

AB - A new scan partition architecture to reduce both the average and peak power dissipation during scan testing is proposed for low-power embedded systems. In scan-based testing, due to the extremely high switching activity during the scan shift operation, the power consumption increases considerably. In addition, the reduced correlation between consecutive test patterns may increase the power consumed during the capture cycle. In the proposed architecture, only a subset of scan cells is loaded with test stimulus and captured with test responses by freezing the remaining scan cells according to the spectrum of unspecified bits in the test cubes. To optimize the proposed process, a novel graph-based heuristic to partition the scan chain into several segments and a technique to increase the number of don't cares in the given test set have been developed. Experimental results on large ISCAS89 benchmark circuits show that the proposed technique, compared to the traditional full scan scheme, can reduce both the average switching activities and the average peak switching activities by 92.37% and 41.21%, respectively.

UR - http://www.scopus.com/inward/record.url?scp=45949106307&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=45949106307&partnerID=8YFLogxK

U2 - 10.4218/etrij.08.0107.0092

DO - 10.4218/etrij.08.0107.0092

M3 - Article

VL - 30

SP - 412

EP - 420

JO - ETRI Journal

JF - ETRI Journal

SN - 1225-6463

IS - 3

ER -