A new slot synchronization scheme robust to timing errors for W-CDMA

Sang Yun Hwang, Jae Seok Kim

Research output: Contribution to journalConference article

Abstract

This paper presents a new slot synchronization scheme robust to timing errors for W-CDMA when the slot synchronization scheme is performed using a resolution of two samples per chip. The proposed scheme uses the sum of consecutive complex matched filter outputs to calculate the decision variables of all possible slot starting positions. Simulation results show that the maximum gain of the proposed scheme is about 2 dB compared to the conventional one.

Original languageEnglish
Pages (from-to)2038-2041
Number of pages4
JournalIEEE Vehicular Technology Conference
Volume57
Issue number3
Publication statusPublished - 2003 Sep 1
Event57th IEEE Semiannual Vehicular Technology Conference (VTC2003) - Jeju, Korea, Republic of
Duration: 2003 Apr 222003 Apr 25

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Electrical and Electronic Engineering
  • Applied Mathematics

Fingerprint Dive into the research topics of 'A new slot synchronization scheme robust to timing errors for W-CDMA'. Together they form a unique fingerprint.

  • Cite this