A novel hardware architecture with reduced internal memory for real-time extraction of SIFT in an HD video

Joohyuk Yum, Chul Hee Lee, Jin Sung Kim, Hyuk Jae Lee

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

Scale-invariant feature transform (SIFT) includes complex computations that require hardware implementation for real-time operations. Previous works on SIFT hardware acceleration used a large amount of internal memory, which limited a wider use of SIFT. This paper proposes a new SIFT hardware architecture that significantly reduces the amount of required internal memory by storing temporary data into external memory. The use of external memory demands an excessive bandwidth (BW) for the external memory. In order to reduce the external memory BW, this paper proposes three schemes: 1) local-patch reuse; 2) local-patch subsampling; and 3) fraction-bit truncation. As a result, the proposed hardware processes High Definition (HD)-sized (1280 × 720) video at 36.85 frames/s with an external memory BW of 2.37 B/cycle and an internal memory of 396.03 kbits, which are acceptable for practical use with various applications. This is achieved because the external memory access is reduced to only 4.75% of that without the proposed schemes and also because the size of the internal memory is reduced to 10.93% compared with the size required in the previous work.

Original languageEnglish
Article number7295576
Pages (from-to)1943-1954
Number of pages12
JournalIEEE Transactions on Circuits and Systems for Video Technology
Volume26
Issue number10
DOIs
Publication statusPublished - 2016 Oct 1

Fingerprint

Computer hardware
Data storage equipment
Hardware
Bandwidth

All Science Journal Classification (ASJC) codes

  • Media Technology
  • Electrical and Electronic Engineering

Cite this

@article{22b7a336d3c64a9aae025c37a61816d2,
title = "A novel hardware architecture with reduced internal memory for real-time extraction of SIFT in an HD video",
abstract = "Scale-invariant feature transform (SIFT) includes complex computations that require hardware implementation for real-time operations. Previous works on SIFT hardware acceleration used a large amount of internal memory, which limited a wider use of SIFT. This paper proposes a new SIFT hardware architecture that significantly reduces the amount of required internal memory by storing temporary data into external memory. The use of external memory demands an excessive bandwidth (BW) for the external memory. In order to reduce the external memory BW, this paper proposes three schemes: 1) local-patch reuse; 2) local-patch subsampling; and 3) fraction-bit truncation. As a result, the proposed hardware processes High Definition (HD)-sized (1280 × 720) video at 36.85 frames/s with an external memory BW of 2.37 B/cycle and an internal memory of 396.03 kbits, which are acceptable for practical use with various applications. This is achieved because the external memory access is reduced to only 4.75{\%} of that without the proposed schemes and also because the size of the internal memory is reduced to 10.93{\%} compared with the size required in the previous work.",
author = "Joohyuk Yum and Lee, {Chul Hee} and Kim, {Jin Sung} and Lee, {Hyuk Jae}",
year = "2016",
month = "10",
day = "1",
doi = "10.1109/TCSVT.2015.2489458",
language = "English",
volume = "26",
pages = "1943--1954",
journal = "IEEE Transactions on Circuits and Systems for Video Technology",
issn = "1051-8215",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

A novel hardware architecture with reduced internal memory for real-time extraction of SIFT in an HD video. / Yum, Joohyuk; Lee, Chul Hee; Kim, Jin Sung; Lee, Hyuk Jae.

In: IEEE Transactions on Circuits and Systems for Video Technology, Vol. 26, No. 10, 7295576, 01.10.2016, p. 1943-1954.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A novel hardware architecture with reduced internal memory for real-time extraction of SIFT in an HD video

AU - Yum, Joohyuk

AU - Lee, Chul Hee

AU - Kim, Jin Sung

AU - Lee, Hyuk Jae

PY - 2016/10/1

Y1 - 2016/10/1

N2 - Scale-invariant feature transform (SIFT) includes complex computations that require hardware implementation for real-time operations. Previous works on SIFT hardware acceleration used a large amount of internal memory, which limited a wider use of SIFT. This paper proposes a new SIFT hardware architecture that significantly reduces the amount of required internal memory by storing temporary data into external memory. The use of external memory demands an excessive bandwidth (BW) for the external memory. In order to reduce the external memory BW, this paper proposes three schemes: 1) local-patch reuse; 2) local-patch subsampling; and 3) fraction-bit truncation. As a result, the proposed hardware processes High Definition (HD)-sized (1280 × 720) video at 36.85 frames/s with an external memory BW of 2.37 B/cycle and an internal memory of 396.03 kbits, which are acceptable for practical use with various applications. This is achieved because the external memory access is reduced to only 4.75% of that without the proposed schemes and also because the size of the internal memory is reduced to 10.93% compared with the size required in the previous work.

AB - Scale-invariant feature transform (SIFT) includes complex computations that require hardware implementation for real-time operations. Previous works on SIFT hardware acceleration used a large amount of internal memory, which limited a wider use of SIFT. This paper proposes a new SIFT hardware architecture that significantly reduces the amount of required internal memory by storing temporary data into external memory. The use of external memory demands an excessive bandwidth (BW) for the external memory. In order to reduce the external memory BW, this paper proposes three schemes: 1) local-patch reuse; 2) local-patch subsampling; and 3) fraction-bit truncation. As a result, the proposed hardware processes High Definition (HD)-sized (1280 × 720) video at 36.85 frames/s with an external memory BW of 2.37 B/cycle and an internal memory of 396.03 kbits, which are acceptable for practical use with various applications. This is achieved because the external memory access is reduced to only 4.75% of that without the proposed schemes and also because the size of the internal memory is reduced to 10.93% compared with the size required in the previous work.

UR - http://www.scopus.com/inward/record.url?scp=84990913025&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84990913025&partnerID=8YFLogxK

U2 - 10.1109/TCSVT.2015.2489458

DO - 10.1109/TCSVT.2015.2489458

M3 - Article

AN - SCOPUS:84990913025

VL - 26

SP - 1943

EP - 1954

JO - IEEE Transactions on Circuits and Systems for Video Technology

JF - IEEE Transactions on Circuits and Systems for Video Technology

SN - 1051-8215

IS - 10

M1 - 7295576

ER -