A novel massively parallel testing method using multi-root for high reliability

Haksong Kim, Yong Lee, Sungho Kang

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

Wafer testing (wafer sort) is used in the semiconductor industry to reduce test costs. High parallelism is important to reduce test application time. However, increasing parallelism is becoming more difficult because the elements that drive test costs are increases in the pin count of the system on chip (SOC), and required automated test equipment (ATE) channels. While the need for parallelism has been growing, a reliability problem in which fault distribution causes good devices under test (DUT) to be improperly tested is becoming a concern. To achieve high parallelism and reliability, we propose a novel, massively parallel testing method using multi-root. In addition, we develop a test setup for setting the root-DUT location and the path of all DUTs. Using the proposed wafer testing method, test data can be transferred between the ATE and dies using multi-roots. The experimental results using ITC 02 SOC benchmarks show that the proposed method can reduce test costs up to 90%, and achieve nearly 94.84% test reliability without affecting yield.

Original languageEnglish
Article number6872606
Pages (from-to)486-496
Number of pages11
JournalIEEE Transactions on Reliability
Volume64
Issue number1
DOIs
Publication statusPublished - 2015 Mar 1

Fingerprint

Testing
Costs
Semiconductor materials
Industry
System-on-chip

All Science Journal Classification (ASJC) codes

  • Safety, Risk, Reliability and Quality
  • Electrical and Electronic Engineering

Cite this

@article{e1c60248477b4c42a5fe40d5a3979d60,
title = "A novel massively parallel testing method using multi-root for high reliability",
abstract = "Wafer testing (wafer sort) is used in the semiconductor industry to reduce test costs. High parallelism is important to reduce test application time. However, increasing parallelism is becoming more difficult because the elements that drive test costs are increases in the pin count of the system on chip (SOC), and required automated test equipment (ATE) channels. While the need for parallelism has been growing, a reliability problem in which fault distribution causes good devices under test (DUT) to be improperly tested is becoming a concern. To achieve high parallelism and reliability, we propose a novel, massively parallel testing method using multi-root. In addition, we develop a test setup for setting the root-DUT location and the path of all DUTs. Using the proposed wafer testing method, test data can be transferred between the ATE and dies using multi-roots. The experimental results using ITC 02 SOC benchmarks show that the proposed method can reduce test costs up to 90{\%}, and achieve nearly 94.84{\%} test reliability without affecting yield.",
author = "Haksong Kim and Yong Lee and Sungho Kang",
year = "2015",
month = "3",
day = "1",
doi = "10.1109/TR.2014.2336395",
language = "English",
volume = "64",
pages = "486--496",
journal = "IEEE Transactions on Reliability",
issn = "0018-9529",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

A novel massively parallel testing method using multi-root for high reliability. / Kim, Haksong; Lee, Yong; Kang, Sungho.

In: IEEE Transactions on Reliability, Vol. 64, No. 1, 6872606, 01.03.2015, p. 486-496.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A novel massively parallel testing method using multi-root for high reliability

AU - Kim, Haksong

AU - Lee, Yong

AU - Kang, Sungho

PY - 2015/3/1

Y1 - 2015/3/1

N2 - Wafer testing (wafer sort) is used in the semiconductor industry to reduce test costs. High parallelism is important to reduce test application time. However, increasing parallelism is becoming more difficult because the elements that drive test costs are increases in the pin count of the system on chip (SOC), and required automated test equipment (ATE) channels. While the need for parallelism has been growing, a reliability problem in which fault distribution causes good devices under test (DUT) to be improperly tested is becoming a concern. To achieve high parallelism and reliability, we propose a novel, massively parallel testing method using multi-root. In addition, we develop a test setup for setting the root-DUT location and the path of all DUTs. Using the proposed wafer testing method, test data can be transferred between the ATE and dies using multi-roots. The experimental results using ITC 02 SOC benchmarks show that the proposed method can reduce test costs up to 90%, and achieve nearly 94.84% test reliability without affecting yield.

AB - Wafer testing (wafer sort) is used in the semiconductor industry to reduce test costs. High parallelism is important to reduce test application time. However, increasing parallelism is becoming more difficult because the elements that drive test costs are increases in the pin count of the system on chip (SOC), and required automated test equipment (ATE) channels. While the need for parallelism has been growing, a reliability problem in which fault distribution causes good devices under test (DUT) to be improperly tested is becoming a concern. To achieve high parallelism and reliability, we propose a novel, massively parallel testing method using multi-root. In addition, we develop a test setup for setting the root-DUT location and the path of all DUTs. Using the proposed wafer testing method, test data can be transferred between the ATE and dies using multi-roots. The experimental results using ITC 02 SOC benchmarks show that the proposed method can reduce test costs up to 90%, and achieve nearly 94.84% test reliability without affecting yield.

UR - http://www.scopus.com/inward/record.url?scp=85027946855&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85027946855&partnerID=8YFLogxK

U2 - 10.1109/TR.2014.2336395

DO - 10.1109/TR.2014.2336395

M3 - Article

AN - SCOPUS:85027946855

VL - 64

SP - 486

EP - 496

JO - IEEE Transactions on Reliability

JF - IEEE Transactions on Reliability

SN - 0018-9529

IS - 1

M1 - 6872606

ER -