A power efficient cache structure for embedded processors based on the dual cache structure

Gi Ho Park, Kil Whan Lee, Jae Hyuk Lee, Tack Don Han, Shin Dug Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A dual data cache system structure, called a cooperative cache system, is designed as a low power cache structure for embedded processors. The cooperative cache system consists of two caches, i.e., a direct-mapped temporal oriented cache (TOC) and a four-way set-associative spatial oriented cache (SOC). These two caches are con- structed with different block sizes as well as associativities. The block size of the TOC is 8bytes and that of the SOC is 32bytes, and the capacity of each cache is 8Kbytes. The cooperative cache system achieves improvement in performance and reduces power consumption by virtue of the structural characteristics of the two caches designed inherently to help each other. The cooperative cache system is adopted as the cache structure for the CalmRISC-32 embedded processor that is going to be manufactured by Samsung Electronics Co. with 0.25m technology.

Original languageEnglish
Title of host publicationLanguages, Compilers and Tools for Embedded Systems - ACM SIGPLAN Workshop LCTES 2000, Proceedings
EditorsSang Lyul Min, Jack Davidson
PublisherSpringer Verlag
Pages162-177
Number of pages16
ISBN (Print)3540417818, 9783540417811
Publication statusPublished - 2001 Jan 1
EventACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, LCTES 2000 - Vancouver, Canada
Duration: 2000 Jun 182000 Jun 18

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume1985
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

OtherACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, LCTES 2000
CountryCanada
CityVancouver
Period00/6/1800/6/18

Fingerprint

Embedded Processor
Cache
Electric power utilization
Electronic equipment
Associativity

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Cite this

Park, G. H., Lee, K. W., Lee, J. H., Han, T. D., & Kim, S. D. (2001). A power efficient cache structure for embedded processors based on the dual cache structure. In S. L. Min, & J. Davidson (Eds.), Languages, Compilers and Tools for Embedded Systems - ACM SIGPLAN Workshop LCTES 2000, Proceedings (pp. 162-177). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1985). Springer Verlag.
Park, Gi Ho ; Lee, Kil Whan ; Lee, Jae Hyuk ; Han, Tack Don ; Kim, Shin Dug. / A power efficient cache structure for embedded processors based on the dual cache structure. Languages, Compilers and Tools for Embedded Systems - ACM SIGPLAN Workshop LCTES 2000, Proceedings. editor / Sang Lyul Min ; Jack Davidson. Springer Verlag, 2001. pp. 162-177 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{8675c77b4683497eadf669a718678d9a,
title = "A power efficient cache structure for embedded processors based on the dual cache structure",
abstract = "A dual data cache system structure, called a cooperative cache system, is designed as a low power cache structure for embedded processors. The cooperative cache system consists of two caches, i.e., a direct-mapped temporal oriented cache (TOC) and a four-way set-associative spatial oriented cache (SOC). These two caches are con- structed with different block sizes as well as associativities. The block size of the TOC is 8bytes and that of the SOC is 32bytes, and the capacity of each cache is 8Kbytes. The cooperative cache system achieves improvement in performance and reduces power consumption by virtue of the structural characteristics of the two caches designed inherently to help each other. The cooperative cache system is adopted as the cache structure for the CalmRISC-32 embedded processor that is going to be manufactured by Samsung Electronics Co. with 0.25m technology.",
author = "Park, {Gi Ho} and Lee, {Kil Whan} and Lee, {Jae Hyuk} and Han, {Tack Don} and Kim, {Shin Dug}",
year = "2001",
month = "1",
day = "1",
language = "English",
isbn = "3540417818",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
publisher = "Springer Verlag",
pages = "162--177",
editor = "Min, {Sang Lyul} and Jack Davidson",
booktitle = "Languages, Compilers and Tools for Embedded Systems - ACM SIGPLAN Workshop LCTES 2000, Proceedings",
address = "Germany",

}

Park, GH, Lee, KW, Lee, JH, Han, TD & Kim, SD 2001, A power efficient cache structure for embedded processors based on the dual cache structure. in SL Min & J Davidson (eds), Languages, Compilers and Tools for Embedded Systems - ACM SIGPLAN Workshop LCTES 2000, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 1985, Springer Verlag, pp. 162-177, ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, LCTES 2000, Vancouver, Canada, 00/6/18.

A power efficient cache structure for embedded processors based on the dual cache structure. / Park, Gi Ho; Lee, Kil Whan; Lee, Jae Hyuk; Han, Tack Don; Kim, Shin Dug.

Languages, Compilers and Tools for Embedded Systems - ACM SIGPLAN Workshop LCTES 2000, Proceedings. ed. / Sang Lyul Min; Jack Davidson. Springer Verlag, 2001. p. 162-177 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1985).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A power efficient cache structure for embedded processors based on the dual cache structure

AU - Park, Gi Ho

AU - Lee, Kil Whan

AU - Lee, Jae Hyuk

AU - Han, Tack Don

AU - Kim, Shin Dug

PY - 2001/1/1

Y1 - 2001/1/1

N2 - A dual data cache system structure, called a cooperative cache system, is designed as a low power cache structure for embedded processors. The cooperative cache system consists of two caches, i.e., a direct-mapped temporal oriented cache (TOC) and a four-way set-associative spatial oriented cache (SOC). These two caches are con- structed with different block sizes as well as associativities. The block size of the TOC is 8bytes and that of the SOC is 32bytes, and the capacity of each cache is 8Kbytes. The cooperative cache system achieves improvement in performance and reduces power consumption by virtue of the structural characteristics of the two caches designed inherently to help each other. The cooperative cache system is adopted as the cache structure for the CalmRISC-32 embedded processor that is going to be manufactured by Samsung Electronics Co. with 0.25m technology.

AB - A dual data cache system structure, called a cooperative cache system, is designed as a low power cache structure for embedded processors. The cooperative cache system consists of two caches, i.e., a direct-mapped temporal oriented cache (TOC) and a four-way set-associative spatial oriented cache (SOC). These two caches are con- structed with different block sizes as well as associativities. The block size of the TOC is 8bytes and that of the SOC is 32bytes, and the capacity of each cache is 8Kbytes. The cooperative cache system achieves improvement in performance and reduces power consumption by virtue of the structural characteristics of the two caches designed inherently to help each other. The cooperative cache system is adopted as the cache structure for the CalmRISC-32 embedded processor that is going to be manufactured by Samsung Electronics Co. with 0.25m technology.

UR - http://www.scopus.com/inward/record.url?scp=84867300503&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84867300503&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84867300503

SN - 3540417818

SN - 9783540417811

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 162

EP - 177

BT - Languages, Compilers and Tools for Embedded Systems - ACM SIGPLAN Workshop LCTES 2000, Proceedings

A2 - Min, Sang Lyul

A2 - Davidson, Jack

PB - Springer Verlag

ER -

Park GH, Lee KW, Lee JH, Han TD, Kim SD. A power efficient cache structure for embedded processors based on the dual cache structure. In Min SL, Davidson J, editors, Languages, Compilers and Tools for Embedded Systems - ACM SIGPLAN Workshop LCTES 2000, Proceedings. Springer Verlag. 2001. p. 162-177. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).