A processor power management scheme for handheld systems considering off-chip contributions

Jinuk Choi, Hojung Cha

Research output: Contribution to journalArticle

16 Citations (Scopus)


Processor power management in handheld devices is the primary technique for exploiting power reduction while ensuring performance. Modern mobile devices require high performance at the system level to decode high-bitrate multimedia. For this reason, processor offloading using off-chip controllers is commonly exercised in this field. However, current power management techniques do not fully consider the offloading architecture. We propose a scheme to achieve power reduction through an empirical method, which detects and classifies off-chip usages, in addition to combining dynamic voltage scaling (DVS) with dynamic power management (DPM). We experimented with the proposed technique in a real hardware environment and achieved up to a 37% power reduction compared with previous schemes.

Original languageEnglish
Article number5484673
Pages (from-to)255-264
Number of pages10
JournalIEEE Transactions on Industrial Informatics
Issue number3
Publication statusPublished - 2010 Aug 1

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Information Systems
  • Computer Science Applications
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A processor power management scheme for handheld systems considering off-chip contributions'. Together they form a unique fingerprint.

  • Cite this