A processor power management scheme for handheld systems considering off-chip contributions

Jinuk Choi, Hojung Cha

Research output: Contribution to journalArticle

14 Citations (Scopus)

Abstract

Processor power management in handheld devices is the primary technique for exploiting power reduction while ensuring performance. Modern mobile devices require high performance at the system level to decode high-bitrate multimedia. For this reason, processor offloading using off-chip controllers is commonly exercised in this field. However, current power management techniques do not fully consider the offloading architecture. We propose a scheme to achieve power reduction through an empirical method, which detects and classifies off-chip usages, in addition to combining dynamic voltage scaling (DVS) with dynamic power management (DPM). We experimented with the proposed technique in a real hardware environment and achieved up to a 37% power reduction compared with previous schemes.

Original languageEnglish
Article number5484673
Pages (from-to)255-264
Number of pages10
JournalIEEE Transactions on Industrial Informatics
Volume6
Issue number3
DOIs
Publication statusPublished - 2010 Aug 1

Fingerprint

Mobile devices
Hardware
Controllers
Power management
Voltage scaling

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Information Systems
  • Computer Science Applications
  • Electrical and Electronic Engineering

Cite this

@article{0d0ebd8daac94dd4810c4138f5b0c10d,
title = "A processor power management scheme for handheld systems considering off-chip contributions",
abstract = "Processor power management in handheld devices is the primary technique for exploiting power reduction while ensuring performance. Modern mobile devices require high performance at the system level to decode high-bitrate multimedia. For this reason, processor offloading using off-chip controllers is commonly exercised in this field. However, current power management techniques do not fully consider the offloading architecture. We propose a scheme to achieve power reduction through an empirical method, which detects and classifies off-chip usages, in addition to combining dynamic voltage scaling (DVS) with dynamic power management (DPM). We experimented with the proposed technique in a real hardware environment and achieved up to a 37{\%} power reduction compared with previous schemes.",
author = "Jinuk Choi and Hojung Cha",
year = "2010",
month = "8",
day = "1",
doi = "10.1109/TII.2010.2050330",
language = "English",
volume = "6",
pages = "255--264",
journal = "IEEE Transactions on Industrial Informatics",
issn = "1551-3203",
publisher = "IEEE Computer Society",
number = "3",

}

A processor power management scheme for handheld systems considering off-chip contributions. / Choi, Jinuk; Cha, Hojung.

In: IEEE Transactions on Industrial Informatics, Vol. 6, No. 3, 5484673, 01.08.2010, p. 255-264.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A processor power management scheme for handheld systems considering off-chip contributions

AU - Choi, Jinuk

AU - Cha, Hojung

PY - 2010/8/1

Y1 - 2010/8/1

N2 - Processor power management in handheld devices is the primary technique for exploiting power reduction while ensuring performance. Modern mobile devices require high performance at the system level to decode high-bitrate multimedia. For this reason, processor offloading using off-chip controllers is commonly exercised in this field. However, current power management techniques do not fully consider the offloading architecture. We propose a scheme to achieve power reduction through an empirical method, which detects and classifies off-chip usages, in addition to combining dynamic voltage scaling (DVS) with dynamic power management (DPM). We experimented with the proposed technique in a real hardware environment and achieved up to a 37% power reduction compared with previous schemes.

AB - Processor power management in handheld devices is the primary technique for exploiting power reduction while ensuring performance. Modern mobile devices require high performance at the system level to decode high-bitrate multimedia. For this reason, processor offloading using off-chip controllers is commonly exercised in this field. However, current power management techniques do not fully consider the offloading architecture. We propose a scheme to achieve power reduction through an empirical method, which detects and classifies off-chip usages, in addition to combining dynamic voltage scaling (DVS) with dynamic power management (DPM). We experimented with the proposed technique in a real hardware environment and achieved up to a 37% power reduction compared with previous schemes.

UR - http://www.scopus.com/inward/record.url?scp=77955713924&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77955713924&partnerID=8YFLogxK

U2 - 10.1109/TII.2010.2050330

DO - 10.1109/TII.2010.2050330

M3 - Article

AN - SCOPUS:77955713924

VL - 6

SP - 255

EP - 264

JO - IEEE Transactions on Industrial Informatics

JF - IEEE Transactions on Industrial Informatics

SN - 1551-3203

IS - 3

M1 - 5484673

ER -