A re-configurable FTL (Flash Translation Layer) architecture for NAND flash based applications

Chanik Park, Wonmoon Cheon, Yangsup Lee, Myoung Soo Jung, Wonhee Cho, Hanbin Yoon

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Citations (Scopus)

Abstract

In this paper, we propose a novel FTL (Flash Translation Layer) architecture for NAND flash based applications such as mp3 players, DSCs (Digital still camera) and SSDs (Solid-state disk). Even though the basic function of an FTL is to translate a logical sector address to a physical sector address in flash memory, its efficient algorithms have a significant impact on performance as well as lifetime. After we categorize dominant parameters that affect performance and endurance, we explore the design space of the FTL architecture based on a diverse workload analysis. With our FTL architectural framework, we can decide which configuration of FTL mapping parameters yields the best performance depending on each NAND flash application behavior.

Original languageEnglish
Title of host publication18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07, Proceedings
Pages202-208
Number of pages7
DOIs
Publication statusPublished - 2007 Sep 25
Event18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07 - Porto alegre, Brazil
Duration: 2007 May 282007 May 30

Other

Other18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07
CountryBrazil
CityPorto alegre
Period07/5/2807/5/30

Fingerprint

Physical addresses
Flash memory
Digital cameras
Durability

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

Park, C., Cheon, W., Lee, Y., Jung, M. S., Cho, W., & Yoon, H. (2007). A re-configurable FTL (Flash Translation Layer) architecture for NAND flash based applications. In 18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07, Proceedings (pp. 202-208). [4228507] https://doi.org/10.1109/RSP.2007.8
Park, Chanik ; Cheon, Wonmoon ; Lee, Yangsup ; Jung, Myoung Soo ; Cho, Wonhee ; Yoon, Hanbin. / A re-configurable FTL (Flash Translation Layer) architecture for NAND flash based applications. 18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07, Proceedings. 2007. pp. 202-208
@inproceedings{a1b27eb62b69457aa0cd9cbfd269aae9,
title = "A re-configurable FTL (Flash Translation Layer) architecture for NAND flash based applications",
abstract = "In this paper, we propose a novel FTL (Flash Translation Layer) architecture for NAND flash based applications such as mp3 players, DSCs (Digital still camera) and SSDs (Solid-state disk). Even though the basic function of an FTL is to translate a logical sector address to a physical sector address in flash memory, its efficient algorithms have a significant impact on performance as well as lifetime. After we categorize dominant parameters that affect performance and endurance, we explore the design space of the FTL architecture based on a diverse workload analysis. With our FTL architectural framework, we can decide which configuration of FTL mapping parameters yields the best performance depending on each NAND flash application behavior.",
author = "Chanik Park and Wonmoon Cheon and Yangsup Lee and Jung, {Myoung Soo} and Wonhee Cho and Hanbin Yoon",
year = "2007",
month = "9",
day = "25",
doi = "10.1109/RSP.2007.8",
language = "English",
isbn = "0769528341",
pages = "202--208",
booktitle = "18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07, Proceedings",

}

Park, C, Cheon, W, Lee, Y, Jung, MS, Cho, W & Yoon, H 2007, A re-configurable FTL (Flash Translation Layer) architecture for NAND flash based applications. in 18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07, Proceedings., 4228507, pp. 202-208, 18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07, Porto alegre, Brazil, 07/5/28. https://doi.org/10.1109/RSP.2007.8

A re-configurable FTL (Flash Translation Layer) architecture for NAND flash based applications. / Park, Chanik; Cheon, Wonmoon; Lee, Yangsup; Jung, Myoung Soo; Cho, Wonhee; Yoon, Hanbin.

18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07, Proceedings. 2007. p. 202-208 4228507.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A re-configurable FTL (Flash Translation Layer) architecture for NAND flash based applications

AU - Park, Chanik

AU - Cheon, Wonmoon

AU - Lee, Yangsup

AU - Jung, Myoung Soo

AU - Cho, Wonhee

AU - Yoon, Hanbin

PY - 2007/9/25

Y1 - 2007/9/25

N2 - In this paper, we propose a novel FTL (Flash Translation Layer) architecture for NAND flash based applications such as mp3 players, DSCs (Digital still camera) and SSDs (Solid-state disk). Even though the basic function of an FTL is to translate a logical sector address to a physical sector address in flash memory, its efficient algorithms have a significant impact on performance as well as lifetime. After we categorize dominant parameters that affect performance and endurance, we explore the design space of the FTL architecture based on a diverse workload analysis. With our FTL architectural framework, we can decide which configuration of FTL mapping parameters yields the best performance depending on each NAND flash application behavior.

AB - In this paper, we propose a novel FTL (Flash Translation Layer) architecture for NAND flash based applications such as mp3 players, DSCs (Digital still camera) and SSDs (Solid-state disk). Even though the basic function of an FTL is to translate a logical sector address to a physical sector address in flash memory, its efficient algorithms have a significant impact on performance as well as lifetime. After we categorize dominant parameters that affect performance and endurance, we explore the design space of the FTL architecture based on a diverse workload analysis. With our FTL architectural framework, we can decide which configuration of FTL mapping parameters yields the best performance depending on each NAND flash application behavior.

UR - http://www.scopus.com/inward/record.url?scp=34548724459&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548724459&partnerID=8YFLogxK

U2 - 10.1109/RSP.2007.8

DO - 10.1109/RSP.2007.8

M3 - Conference contribution

SN - 0769528341

SN - 9780769528342

SP - 202

EP - 208

BT - 18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07, Proceedings

ER -

Park C, Cheon W, Lee Y, Jung MS, Cho W, Yoon H. A re-configurable FTL (Flash Translation Layer) architecture for NAND flash based applications. In 18th IEEE/IFIP International Workshop on Rapid System Prototyping, RSP '07, Proceedings. 2007. p. 202-208. 4228507 https://doi.org/10.1109/RSP.2007.8