TY - JOUR
T1 - A Route for modulating the diameter of cylindrical silicon nanowires by using thermal self-ordering silver nanoparticles
AU - Lee, Sang Hoon
AU - Lee, Tae Il
AU - Moon, Kyeong Ju
AU - Myoung, Jae Min
PY - 2013/11/27
Y1 - 2013/11/27
N2 - For the synthesis of uniform sub-80-nm silicon nanowires (Si NWs), we introduce a metal-assisted chemical etching (MCE)-based facile and high-yield route, employing simple thermal annealing and vacuum deposition processes. Under rapid thermal annealing, an ultrathin silver (Ag) film on a Si substrate is self-organized into Ag nanoparticles (NPs), which are used for making Si nanoholes through a short MCE process. After sputter deposition of Au (10 nm)/Ag (20 nm) on the caved Si substrate with nanoholes, a nanomesh is obtained. Finally, with the nanomesh as an etching mask, Si NWs are successfully produced through a second MCE process. The size of the Si NWs can be modulated by controlling the thickness of the initial Ag film. The minimum diameter of the synthesized Si NWs is 30 ± 5 nm, and the maximum diameter is 68 ± 10 nm. Furthermore, to determine the uniformity of our Si NWs, bottom-gate field-effect transistors were fabricated and the linearity of the on-current level of these transistors with the number of addressed Si NWs was confirmed.
AB - For the synthesis of uniform sub-80-nm silicon nanowires (Si NWs), we introduce a metal-assisted chemical etching (MCE)-based facile and high-yield route, employing simple thermal annealing and vacuum deposition processes. Under rapid thermal annealing, an ultrathin silver (Ag) film on a Si substrate is self-organized into Ag nanoparticles (NPs), which are used for making Si nanoholes through a short MCE process. After sputter deposition of Au (10 nm)/Ag (20 nm) on the caved Si substrate with nanoholes, a nanomesh is obtained. Finally, with the nanomesh as an etching mask, Si NWs are successfully produced through a second MCE process. The size of the Si NWs can be modulated by controlling the thickness of the initial Ag film. The minimum diameter of the synthesized Si NWs is 30 ± 5 nm, and the maximum diameter is 68 ± 10 nm. Furthermore, to determine the uniformity of our Si NWs, bottom-gate field-effect transistors were fabricated and the linearity of the on-current level of these transistors with the number of addressed Si NWs was confirmed.
UR - http://www.scopus.com/inward/record.url?scp=84889254030&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84889254030&partnerID=8YFLogxK
U2 - 10.1021/am403454j
DO - 10.1021/am403454j
M3 - Article
AN - SCOPUS:84889254030
SN - 1944-8244
VL - 5
SP - 11777
EP - 11782
JO - ACS applied materials & interfaces
JF - ACS applied materials & interfaces
IS - 22
ER -