A scalable and parallel test access strategy for NoC-based multicore system

Taewoo Han, Inhyuk Choi, Hyunggoy Oh, Sungho Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

This paper proposes a new parallel test access strategy for multiple identical cores in a network-on-chip (NoC). The proposed test strategy takes advantage of the regular design of NoC to reduce both test area overhead and test time. The proposed NoC reused test access mechanism (TAM) adopted a pipelining structure and a deterministic test data routing algorithm in order to reuse the full bandwidth of links in the NoC. Also, the architecture has complete scalability according to the number of cores and applications for 3D environment are also represented. Experimental results show that the proposed TAM can test multiple cores with the same test time as a single core and negligible hardware overhead.

Original languageEnglish
Title of host publicationProceedings - 23rd Asian Test Symposium, ATS 2014
PublisherIEEE Computer Society
Pages81-86
Number of pages6
ISBN (Electronic)9781479960309
DOIs
Publication statusPublished - 2014 Jan 1
Event23rd Asian Test Symposium, ATS 2014 - Hangzhou, China
Duration: 2014 Nov 162014 Nov 19

Other

Other23rd Asian Test Symposium, ATS 2014
CountryChina
CityHangzhou
Period14/11/1614/11/19

Fingerprint

Routing algorithms
Telecommunication links
Scalability
Hardware
Bandwidth
Network-on-chip

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Han, T., Choi, I., Oh, H., & Kang, S. (2014). A scalable and parallel test access strategy for NoC-based multicore system. In Proceedings - 23rd Asian Test Symposium, ATS 2014 (pp. 81-86). [06979081] IEEE Computer Society. https://doi.org/10.1109/ATS.2014.26
Han, Taewoo ; Choi, Inhyuk ; Oh, Hyunggoy ; Kang, Sungho. / A scalable and parallel test access strategy for NoC-based multicore system. Proceedings - 23rd Asian Test Symposium, ATS 2014. IEEE Computer Society, 2014. pp. 81-86
@inproceedings{3bd8f3529e2643578883bc60ed63e428,
title = "A scalable and parallel test access strategy for NoC-based multicore system",
abstract = "This paper proposes a new parallel test access strategy for multiple identical cores in a network-on-chip (NoC). The proposed test strategy takes advantage of the regular design of NoC to reduce both test area overhead and test time. The proposed NoC reused test access mechanism (TAM) adopted a pipelining structure and a deterministic test data routing algorithm in order to reuse the full bandwidth of links in the NoC. Also, the architecture has complete scalability according to the number of cores and applications for 3D environment are also represented. Experimental results show that the proposed TAM can test multiple cores with the same test time as a single core and negligible hardware overhead.",
author = "Taewoo Han and Inhyuk Choi and Hyunggoy Oh and Sungho Kang",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/ATS.2014.26",
language = "English",
pages = "81--86",
booktitle = "Proceedings - 23rd Asian Test Symposium, ATS 2014",
publisher = "IEEE Computer Society",
address = "United States",

}

Han, T, Choi, I, Oh, H & Kang, S 2014, A scalable and parallel test access strategy for NoC-based multicore system. in Proceedings - 23rd Asian Test Symposium, ATS 2014., 06979081, IEEE Computer Society, pp. 81-86, 23rd Asian Test Symposium, ATS 2014, Hangzhou, China, 14/11/16. https://doi.org/10.1109/ATS.2014.26

A scalable and parallel test access strategy for NoC-based multicore system. / Han, Taewoo; Choi, Inhyuk; Oh, Hyunggoy; Kang, Sungho.

Proceedings - 23rd Asian Test Symposium, ATS 2014. IEEE Computer Society, 2014. p. 81-86 06979081.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A scalable and parallel test access strategy for NoC-based multicore system

AU - Han, Taewoo

AU - Choi, Inhyuk

AU - Oh, Hyunggoy

AU - Kang, Sungho

PY - 2014/1/1

Y1 - 2014/1/1

N2 - This paper proposes a new parallel test access strategy for multiple identical cores in a network-on-chip (NoC). The proposed test strategy takes advantage of the regular design of NoC to reduce both test area overhead and test time. The proposed NoC reused test access mechanism (TAM) adopted a pipelining structure and a deterministic test data routing algorithm in order to reuse the full bandwidth of links in the NoC. Also, the architecture has complete scalability according to the number of cores and applications for 3D environment are also represented. Experimental results show that the proposed TAM can test multiple cores with the same test time as a single core and negligible hardware overhead.

AB - This paper proposes a new parallel test access strategy for multiple identical cores in a network-on-chip (NoC). The proposed test strategy takes advantage of the regular design of NoC to reduce both test area overhead and test time. The proposed NoC reused test access mechanism (TAM) adopted a pipelining structure and a deterministic test data routing algorithm in order to reuse the full bandwidth of links in the NoC. Also, the architecture has complete scalability according to the number of cores and applications for 3D environment are also represented. Experimental results show that the proposed TAM can test multiple cores with the same test time as a single core and negligible hardware overhead.

UR - http://www.scopus.com/inward/record.url?scp=84920042448&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84920042448&partnerID=8YFLogxK

U2 - 10.1109/ATS.2014.26

DO - 10.1109/ATS.2014.26

M3 - Conference contribution

SP - 81

EP - 86

BT - Proceedings - 23rd Asian Test Symposium, ATS 2014

PB - IEEE Computer Society

ER -

Han T, Choi I, Oh H, Kang S. A scalable and parallel test access strategy for NoC-based multicore system. In Proceedings - 23rd Asian Test Symposium, ATS 2014. IEEE Computer Society. 2014. p. 81-86. 06979081 https://doi.org/10.1109/ATS.2014.26