A scale-out enterprise storage architecture

Wonil Choi, Myoungsoo Jung, Mahmut Kandemir, Chita Das

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A robust enterprise SSD design should provide scalable throughput and storage capacity by integrating (up to thousands) flash chips in a scale-out fashion. However, the current 'channel-based' SSD architecture is not a scalable design choice to allow such a dense integration. Motivated by the inherent architectural scalability of PCIe, we propose UT-SSD, a novel enterprise-scale scale-out SSD architecture, which enables the connection of a large number of (1000s) flash chips using the native PCIe buses instead of the conventional channels. We also propose an architectural enhancement that further improves the performance of our base UT-SSD by maximizing flash utilization. Our experimental analysis of UT-SSD with workloads drawn from various domains shows that the throughput of UT-SSD can reach up to 110 GB/s by successfully aggregating the bandwidth of 4096 flash chips. In addition, our proposed enhancement over this base UT-SSD increases the flash utilization by 50.7%, which in turn results in 116% additional throughput improvement.

Original languageEnglish
Title of host publicationProceedings - 35th IEEE International Conference on Computer Design, ICCD 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages549-556
Number of pages8
ISBN (Electronic)9781538622544
DOIs
Publication statusPublished - 2017 Nov 22
Event35th IEEE International Conference on Computer Design, ICCD 2017 - Boston, United States
Duration: 2017 Nov 52017 Nov 8

Publication series

NameProceedings - 35th IEEE International Conference on Computer Design, ICCD 2017

Other

Other35th IEEE International Conference on Computer Design, ICCD 2017
CountryUnited States
CityBoston
Period17/11/517/11/8

Fingerprint

Throughput
Industry
Scalability
Bandwidth

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Cite this

Choi, W., Jung, M., Kandemir, M., & Das, C. (2017). A scale-out enterprise storage architecture. In Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017 (pp. 549-556). [8119269] (Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICCD.2017.96
Choi, Wonil ; Jung, Myoungsoo ; Kandemir, Mahmut ; Das, Chita. / A scale-out enterprise storage architecture. Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 549-556 (Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017).
@inproceedings{2693e32d08d34fe5b01e1f4ee10b24dc,
title = "A scale-out enterprise storage architecture",
abstract = "A robust enterprise SSD design should provide scalable throughput and storage capacity by integrating (up to thousands) flash chips in a scale-out fashion. However, the current 'channel-based' SSD architecture is not a scalable design choice to allow such a dense integration. Motivated by the inherent architectural scalability of PCIe, we propose UT-SSD, a novel enterprise-scale scale-out SSD architecture, which enables the connection of a large number of (1000s) flash chips using the native PCIe buses instead of the conventional channels. We also propose an architectural enhancement that further improves the performance of our base UT-SSD by maximizing flash utilization. Our experimental analysis of UT-SSD with workloads drawn from various domains shows that the throughput of UT-SSD can reach up to 110 GB/s by successfully aggregating the bandwidth of 4096 flash chips. In addition, our proposed enhancement over this base UT-SSD increases the flash utilization by 50.7{\%}, which in turn results in 116{\%} additional throughput improvement.",
author = "Wonil Choi and Myoungsoo Jung and Mahmut Kandemir and Chita Das",
year = "2017",
month = "11",
day = "22",
doi = "10.1109/ICCD.2017.96",
language = "English",
series = "Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "549--556",
booktitle = "Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017",
address = "United States",

}

Choi, W, Jung, M, Kandemir, M & Das, C 2017, A scale-out enterprise storage architecture. in Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017., 8119269, Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017, Institute of Electrical and Electronics Engineers Inc., pp. 549-556, 35th IEEE International Conference on Computer Design, ICCD 2017, Boston, United States, 17/11/5. https://doi.org/10.1109/ICCD.2017.96

A scale-out enterprise storage architecture. / Choi, Wonil; Jung, Myoungsoo; Kandemir, Mahmut; Das, Chita.

Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. 549-556 8119269 (Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A scale-out enterprise storage architecture

AU - Choi, Wonil

AU - Jung, Myoungsoo

AU - Kandemir, Mahmut

AU - Das, Chita

PY - 2017/11/22

Y1 - 2017/11/22

N2 - A robust enterprise SSD design should provide scalable throughput and storage capacity by integrating (up to thousands) flash chips in a scale-out fashion. However, the current 'channel-based' SSD architecture is not a scalable design choice to allow such a dense integration. Motivated by the inherent architectural scalability of PCIe, we propose UT-SSD, a novel enterprise-scale scale-out SSD architecture, which enables the connection of a large number of (1000s) flash chips using the native PCIe buses instead of the conventional channels. We also propose an architectural enhancement that further improves the performance of our base UT-SSD by maximizing flash utilization. Our experimental analysis of UT-SSD with workloads drawn from various domains shows that the throughput of UT-SSD can reach up to 110 GB/s by successfully aggregating the bandwidth of 4096 flash chips. In addition, our proposed enhancement over this base UT-SSD increases the flash utilization by 50.7%, which in turn results in 116% additional throughput improvement.

AB - A robust enterprise SSD design should provide scalable throughput and storage capacity by integrating (up to thousands) flash chips in a scale-out fashion. However, the current 'channel-based' SSD architecture is not a scalable design choice to allow such a dense integration. Motivated by the inherent architectural scalability of PCIe, we propose UT-SSD, a novel enterprise-scale scale-out SSD architecture, which enables the connection of a large number of (1000s) flash chips using the native PCIe buses instead of the conventional channels. We also propose an architectural enhancement that further improves the performance of our base UT-SSD by maximizing flash utilization. Our experimental analysis of UT-SSD with workloads drawn from various domains shows that the throughput of UT-SSD can reach up to 110 GB/s by successfully aggregating the bandwidth of 4096 flash chips. In addition, our proposed enhancement over this base UT-SSD increases the flash utilization by 50.7%, which in turn results in 116% additional throughput improvement.

UR - http://www.scopus.com/inward/record.url?scp=85041693986&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85041693986&partnerID=8YFLogxK

U2 - 10.1109/ICCD.2017.96

DO - 10.1109/ICCD.2017.96

M3 - Conference contribution

AN - SCOPUS:85041693986

T3 - Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017

SP - 549

EP - 556

BT - Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Choi W, Jung M, Kandemir M, Das C. A scale-out enterprise storage architecture. In Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. 549-556. 8119269. (Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017). https://doi.org/10.1109/ICCD.2017.96