A semi-folded instruction format for VLIW architecture

Won Kee Hong, Seung Yup Lee, Shin-Dug Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The cache structures in the existing VLIW systems are largely classified into the unpacked cache and the full packed cache. The degree of memory utilization in the unpacked cache is very low because instructions are loaded in the form of the unfolded instruction. On the contrary, the full packed cache loads instructions in the form of the folded instruction in order to enhance the degree of memory utilization. But the fetch time gets longer because the lengths of instructions are different. This paper proposes a new instruction format and a cache structure to eliminate NOPs. The experimental results show that the best performance can be achieved in the memory system composed of the partial packed cache as the first level cache and the full packed cache as the second level cache.

Original languageEnglish
Title of host publicationAP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages95-98
Number of pages4
ISBN (Print)0780357051, 9780780357051
DOIs
Publication statusPublished - 1999 Jan 1
Event1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999 - Seoul, Korea, Republic of
Duration: 1999 Aug 231999 Aug 25

Publication series

NameAP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

Other

Other1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999
CountryKorea, Republic of
CitySeoul
Period99/8/2399/8/25

Fingerprint

Very long instruction word architecture
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality
  • Electronic, Optical and Magnetic Materials

Cite this

Hong, W. K., Lee, S. Y., & Kim, S-D. (1999). A semi-folded instruction format for VLIW architecture. In AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs (pp. 95-98). [824037] (AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APASIC.1999.824037
Hong, Won Kee ; Lee, Seung Yup ; Kim, Shin-Dug. / A semi-folded instruction format for VLIW architecture. AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs. Institute of Electrical and Electronics Engineers Inc., 1999. pp. 95-98 (AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs).
@inproceedings{f2200e254ae24ce797c064a32c71e55d,
title = "A semi-folded instruction format for VLIW architecture",
abstract = "The cache structures in the existing VLIW systems are largely classified into the unpacked cache and the full packed cache. The degree of memory utilization in the unpacked cache is very low because instructions are loaded in the form of the unfolded instruction. On the contrary, the full packed cache loads instructions in the form of the folded instruction in order to enhance the degree of memory utilization. But the fetch time gets longer because the lengths of instructions are different. This paper proposes a new instruction format and a cache structure to eliminate NOPs. The experimental results show that the best performance can be achieved in the memory system composed of the partial packed cache as the first level cache and the full packed cache as the second level cache.",
author = "Hong, {Won Kee} and Lee, {Seung Yup} and Shin-Dug Kim",
year = "1999",
month = "1",
day = "1",
doi = "10.1109/APASIC.1999.824037",
language = "English",
isbn = "0780357051",
series = "AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "95--98",
booktitle = "AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs",
address = "United States",

}

Hong, WK, Lee, SY & Kim, S-D 1999, A semi-folded instruction format for VLIW architecture. in AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs., 824037, AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs, Institute of Electrical and Electronics Engineers Inc., pp. 95-98, 1st IEEE Asia Pacific Conference on ASICs, AP-ASIC 1999, Seoul, Korea, Republic of, 99/8/23. https://doi.org/10.1109/APASIC.1999.824037

A semi-folded instruction format for VLIW architecture. / Hong, Won Kee; Lee, Seung Yup; Kim, Shin-Dug.

AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs. Institute of Electrical and Electronics Engineers Inc., 1999. p. 95-98 824037 (AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A semi-folded instruction format for VLIW architecture

AU - Hong, Won Kee

AU - Lee, Seung Yup

AU - Kim, Shin-Dug

PY - 1999/1/1

Y1 - 1999/1/1

N2 - The cache structures in the existing VLIW systems are largely classified into the unpacked cache and the full packed cache. The degree of memory utilization in the unpacked cache is very low because instructions are loaded in the form of the unfolded instruction. On the contrary, the full packed cache loads instructions in the form of the folded instruction in order to enhance the degree of memory utilization. But the fetch time gets longer because the lengths of instructions are different. This paper proposes a new instruction format and a cache structure to eliminate NOPs. The experimental results show that the best performance can be achieved in the memory system composed of the partial packed cache as the first level cache and the full packed cache as the second level cache.

AB - The cache structures in the existing VLIW systems are largely classified into the unpacked cache and the full packed cache. The degree of memory utilization in the unpacked cache is very low because instructions are loaded in the form of the unfolded instruction. On the contrary, the full packed cache loads instructions in the form of the folded instruction in order to enhance the degree of memory utilization. But the fetch time gets longer because the lengths of instructions are different. This paper proposes a new instruction format and a cache structure to eliminate NOPs. The experimental results show that the best performance can be achieved in the memory system composed of the partial packed cache as the first level cache and the full packed cache as the second level cache.

UR - http://www.scopus.com/inward/record.url?scp=85054333321&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85054333321&partnerID=8YFLogxK

U2 - 10.1109/APASIC.1999.824037

DO - 10.1109/APASIC.1999.824037

M3 - Conference contribution

AN - SCOPUS:85054333321

SN - 0780357051

SN - 9780780357051

T3 - AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

SP - 95

EP - 98

BT - AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Hong WK, Lee SY, Kim S-D. A semi-folded instruction format for VLIW architecture. In AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs. Institute of Electrical and Electronics Engineers Inc. 1999. p. 95-98. 824037. (AP-ASIC 1999 - 1st IEEE Asia Pacific Conference on ASICs). https://doi.org/10.1109/APASIC.1999.824037