A study of data layout in multi-channel processing-in-memory architecture

Taeyang Jeong, Duheon Choi, Sangwoo Han, Eui-Young Chung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In modern computing hardware, the performance gap between processor and memory is one of the most significant factors that limits overall performance improvement of computing system. Also, with the advent of multicore and manycore system, memory bandwidth per core is decreasing constantly. To solve this problem, recently, many researchers are interested in Processing-In-Memory (PIM). PIM is that processing elements are attached to memory-side, so near-memory-processing which is suitable for memory intensive application can be possible. Various researches studied PIM, but it was just single-channel memory system. In addition, PIM is a new architecture that is different with conventional computing system. Thus, common data layout cannot become optimal case for PIM. Optimal data layout is also needed to be studied. In this paper, we propose the multi-channel PIM architecture with PIM-to-PIM communication, because data that is needed to operate can be distributed over several channels. To utilize multichannel PIM architecture properly, we also introduce data layout that can minimize the number of PIM-to-PIM communications which are overheads of the system and maximize parallelism to reduce execution time. We evaluate it about vector arithmetic operation. The result is that execution time is improved about 393% and compared to the worst case, in the optimal data layout.

Original languageEnglish
Title of host publicationProceedings of 2018 7th International Conference on Software and Computer Applications, ICSCA 2018
PublisherAssociation for Computing Machinery
Pages134-138
Number of pages5
ISBN (Electronic)9781450354141
DOIs
Publication statusPublished - 2018 Feb 8
Event7th International Conference on Software and Computer Applications, ICSCA 2018 - Kuantan, Malaysia
Duration: 2018 Feb 82018 Feb 10

Publication series

NameACM International Conference Proceeding Series

Other

Other7th International Conference on Software and Computer Applications, ICSCA 2018
CountryMalaysia
CityKuantan
Period18/2/818/2/10

Fingerprint

Memory architecture
Data storage equipment
Processing
Communication

All Science Journal Classification (ASJC) codes

  • Software
  • Human-Computer Interaction
  • Computer Vision and Pattern Recognition
  • Computer Networks and Communications

Cite this

Jeong, T., Choi, D., Han, S., & Chung, E-Y. (2018). A study of data layout in multi-channel processing-in-memory architecture. In Proceedings of 2018 7th International Conference on Software and Computer Applications, ICSCA 2018 (pp. 134-138). (ACM International Conference Proceeding Series). Association for Computing Machinery. https://doi.org/10.1145/3185089.3185136
Jeong, Taeyang ; Choi, Duheon ; Han, Sangwoo ; Chung, Eui-Young. / A study of data layout in multi-channel processing-in-memory architecture. Proceedings of 2018 7th International Conference on Software and Computer Applications, ICSCA 2018. Association for Computing Machinery, 2018. pp. 134-138 (ACM International Conference Proceeding Series).
@inproceedings{05d166af951141a288544485b6bd78c5,
title = "A study of data layout in multi-channel processing-in-memory architecture",
abstract = "In modern computing hardware, the performance gap between processor and memory is one of the most significant factors that limits overall performance improvement of computing system. Also, with the advent of multicore and manycore system, memory bandwidth per core is decreasing constantly. To solve this problem, recently, many researchers are interested in Processing-In-Memory (PIM). PIM is that processing elements are attached to memory-side, so near-memory-processing which is suitable for memory intensive application can be possible. Various researches studied PIM, but it was just single-channel memory system. In addition, PIM is a new architecture that is different with conventional computing system. Thus, common data layout cannot become optimal case for PIM. Optimal data layout is also needed to be studied. In this paper, we propose the multi-channel PIM architecture with PIM-to-PIM communication, because data that is needed to operate can be distributed over several channels. To utilize multichannel PIM architecture properly, we also introduce data layout that can minimize the number of PIM-to-PIM communications which are overheads of the system and maximize parallelism to reduce execution time. We evaluate it about vector arithmetic operation. The result is that execution time is improved about 393{\%} and compared to the worst case, in the optimal data layout.",
author = "Taeyang Jeong and Duheon Choi and Sangwoo Han and Eui-Young Chung",
year = "2018",
month = "2",
day = "8",
doi = "10.1145/3185089.3185136",
language = "English",
series = "ACM International Conference Proceeding Series",
publisher = "Association for Computing Machinery",
pages = "134--138",
booktitle = "Proceedings of 2018 7th International Conference on Software and Computer Applications, ICSCA 2018",

}

Jeong, T, Choi, D, Han, S & Chung, E-Y 2018, A study of data layout in multi-channel processing-in-memory architecture. in Proceedings of 2018 7th International Conference on Software and Computer Applications, ICSCA 2018. ACM International Conference Proceeding Series, Association for Computing Machinery, pp. 134-138, 7th International Conference on Software and Computer Applications, ICSCA 2018, Kuantan, Malaysia, 18/2/8. https://doi.org/10.1145/3185089.3185136

A study of data layout in multi-channel processing-in-memory architecture. / Jeong, Taeyang; Choi, Duheon; Han, Sangwoo; Chung, Eui-Young.

Proceedings of 2018 7th International Conference on Software and Computer Applications, ICSCA 2018. Association for Computing Machinery, 2018. p. 134-138 (ACM International Conference Proceeding Series).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A study of data layout in multi-channel processing-in-memory architecture

AU - Jeong, Taeyang

AU - Choi, Duheon

AU - Han, Sangwoo

AU - Chung, Eui-Young

PY - 2018/2/8

Y1 - 2018/2/8

N2 - In modern computing hardware, the performance gap between processor and memory is one of the most significant factors that limits overall performance improvement of computing system. Also, with the advent of multicore and manycore system, memory bandwidth per core is decreasing constantly. To solve this problem, recently, many researchers are interested in Processing-In-Memory (PIM). PIM is that processing elements are attached to memory-side, so near-memory-processing which is suitable for memory intensive application can be possible. Various researches studied PIM, but it was just single-channel memory system. In addition, PIM is a new architecture that is different with conventional computing system. Thus, common data layout cannot become optimal case for PIM. Optimal data layout is also needed to be studied. In this paper, we propose the multi-channel PIM architecture with PIM-to-PIM communication, because data that is needed to operate can be distributed over several channels. To utilize multichannel PIM architecture properly, we also introduce data layout that can minimize the number of PIM-to-PIM communications which are overheads of the system and maximize parallelism to reduce execution time. We evaluate it about vector arithmetic operation. The result is that execution time is improved about 393% and compared to the worst case, in the optimal data layout.

AB - In modern computing hardware, the performance gap between processor and memory is one of the most significant factors that limits overall performance improvement of computing system. Also, with the advent of multicore and manycore system, memory bandwidth per core is decreasing constantly. To solve this problem, recently, many researchers are interested in Processing-In-Memory (PIM). PIM is that processing elements are attached to memory-side, so near-memory-processing which is suitable for memory intensive application can be possible. Various researches studied PIM, but it was just single-channel memory system. In addition, PIM is a new architecture that is different with conventional computing system. Thus, common data layout cannot become optimal case for PIM. Optimal data layout is also needed to be studied. In this paper, we propose the multi-channel PIM architecture with PIM-to-PIM communication, because data that is needed to operate can be distributed over several channels. To utilize multichannel PIM architecture properly, we also introduce data layout that can minimize the number of PIM-to-PIM communications which are overheads of the system and maximize parallelism to reduce execution time. We evaluate it about vector arithmetic operation. The result is that execution time is improved about 393% and compared to the worst case, in the optimal data layout.

UR - http://www.scopus.com/inward/record.url?scp=85048486713&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85048486713&partnerID=8YFLogxK

U2 - 10.1145/3185089.3185136

DO - 10.1145/3185089.3185136

M3 - Conference contribution

AN - SCOPUS:85048486713

T3 - ACM International Conference Proceeding Series

SP - 134

EP - 138

BT - Proceedings of 2018 7th International Conference on Software and Computer Applications, ICSCA 2018

PB - Association for Computing Machinery

ER -

Jeong T, Choi D, Han S, Chung E-Y. A study of data layout in multi-channel processing-in-memory architecture. In Proceedings of 2018 7th International Conference on Software and Computer Applications, ICSCA 2018. Association for Computing Machinery. 2018. p. 134-138. (ACM International Conference Proceeding Series). https://doi.org/10.1145/3185089.3185136