A study of the dependence of effective schottky barrier height in ni silicide/n-si on the thickness of the antimony interlayer for high performance n-channel mosfets

Horyeong Lee, Meng Li, Jungwoo Oh, Hi Deok Lee

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In this paper, the effective electron Schottky barrier height (ФBn) of the Ni silicide/nsilicon (100) interface was studied in accordance with different thicknesses of the antimony (Sb) interlayer for high performance n-channel MOSFETs. The Sb interlayers, varying its thickness from 2 nm to 10 nm, were deposited by radio frequency (RF) sputtering on lightly doped n-type Si (100), followed by the in situ deposition of Ni/TiN (15/10 nm). It is found that the sample with a thicker Sb interlayer shows stronger ohmic characteristics than the control sample without the Sb interlayer. These results show that the effective ФBn is considerably lowered by the influence of the Sb interlayer. However, the current level difference between Schottky diodes fabricated with Sb/Ni/TiN (8/15/10 nm) and Sb/Ni/TiN (10/15/10 nm) structures is almost same. Therefore, considering the process time and cost, it can be said that the optimal thickness of the Sb interlayer is 8 nm. The effective ФBn of 0.076 eV was achieved for the Schottky diode with Sb/Ni/TiN (8/15/10 nm) structure. Therefore, this technology is suitable for high performance n-channel MOSFETs.

Original languageEnglish
Pages (from-to)42-47
Number of pages6
JournalJournal of Semiconductor Technology and Science
Volume15
Issue number1
DOIs
Publication statusPublished - 2015 Jan 1

Fingerprint

Antimony
Diodes
Sputtering
Electrons
Costs

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

@article{08bfb4a99a58450d98aaa691267b5213,
title = "A study of the dependence of effective schottky barrier height in ni silicide/n-si on the thickness of the antimony interlayer for high performance n-channel mosfets",
abstract = "In this paper, the effective electron Schottky barrier height (ФBn) of the Ni silicide/nsilicon (100) interface was studied in accordance with different thicknesses of the antimony (Sb) interlayer for high performance n-channel MOSFETs. The Sb interlayers, varying its thickness from 2 nm to 10 nm, were deposited by radio frequency (RF) sputtering on lightly doped n-type Si (100), followed by the in situ deposition of Ni/TiN (15/10 nm). It is found that the sample with a thicker Sb interlayer shows stronger ohmic characteristics than the control sample without the Sb interlayer. These results show that the effective ФBn is considerably lowered by the influence of the Sb interlayer. However, the current level difference between Schottky diodes fabricated with Sb/Ni/TiN (8/15/10 nm) and Sb/Ni/TiN (10/15/10 nm) structures is almost same. Therefore, considering the process time and cost, it can be said that the optimal thickness of the Sb interlayer is 8 nm. The effective ФBn of 0.076 eV was achieved for the Schottky diode with Sb/Ni/TiN (8/15/10 nm) structure. Therefore, this technology is suitable for high performance n-channel MOSFETs.",
author = "Horyeong Lee and Meng Li and Jungwoo Oh and Lee, {Hi Deok}",
year = "2015",
month = "1",
day = "1",
doi = "10.5573/JSTS.2015.15.1.041",
language = "English",
volume = "15",
pages = "42--47",
journal = "Journal of Semiconductor Technology and Science",
issn = "1598-1657",
publisher = "Institute of Electronics Engineers of Korea",
number = "1",

}

TY - JOUR

T1 - A study of the dependence of effective schottky barrier height in ni silicide/n-si on the thickness of the antimony interlayer for high performance n-channel mosfets

AU - Lee, Horyeong

AU - Li, Meng

AU - Oh, Jungwoo

AU - Lee, Hi Deok

PY - 2015/1/1

Y1 - 2015/1/1

N2 - In this paper, the effective electron Schottky barrier height (ФBn) of the Ni silicide/nsilicon (100) interface was studied in accordance with different thicknesses of the antimony (Sb) interlayer for high performance n-channel MOSFETs. The Sb interlayers, varying its thickness from 2 nm to 10 nm, were deposited by radio frequency (RF) sputtering on lightly doped n-type Si (100), followed by the in situ deposition of Ni/TiN (15/10 nm). It is found that the sample with a thicker Sb interlayer shows stronger ohmic characteristics than the control sample without the Sb interlayer. These results show that the effective ФBn is considerably lowered by the influence of the Sb interlayer. However, the current level difference between Schottky diodes fabricated with Sb/Ni/TiN (8/15/10 nm) and Sb/Ni/TiN (10/15/10 nm) structures is almost same. Therefore, considering the process time and cost, it can be said that the optimal thickness of the Sb interlayer is 8 nm. The effective ФBn of 0.076 eV was achieved for the Schottky diode with Sb/Ni/TiN (8/15/10 nm) structure. Therefore, this technology is suitable for high performance n-channel MOSFETs.

AB - In this paper, the effective electron Schottky barrier height (ФBn) of the Ni silicide/nsilicon (100) interface was studied in accordance with different thicknesses of the antimony (Sb) interlayer for high performance n-channel MOSFETs. The Sb interlayers, varying its thickness from 2 nm to 10 nm, were deposited by radio frequency (RF) sputtering on lightly doped n-type Si (100), followed by the in situ deposition of Ni/TiN (15/10 nm). It is found that the sample with a thicker Sb interlayer shows stronger ohmic characteristics than the control sample without the Sb interlayer. These results show that the effective ФBn is considerably lowered by the influence of the Sb interlayer. However, the current level difference between Schottky diodes fabricated with Sb/Ni/TiN (8/15/10 nm) and Sb/Ni/TiN (10/15/10 nm) structures is almost same. Therefore, considering the process time and cost, it can be said that the optimal thickness of the Sb interlayer is 8 nm. The effective ФBn of 0.076 eV was achieved for the Schottky diode with Sb/Ni/TiN (8/15/10 nm) structure. Therefore, this technology is suitable for high performance n-channel MOSFETs.

UR - http://www.scopus.com/inward/record.url?scp=84924159181&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84924159181&partnerID=8YFLogxK

U2 - 10.5573/JSTS.2015.15.1.041

DO - 10.5573/JSTS.2015.15.1.041

M3 - Article

AN - SCOPUS:84924159181

VL - 15

SP - 42

EP - 47

JO - Journal of Semiconductor Technology and Science

JF - Journal of Semiconductor Technology and Science

SN - 1598-1657

IS - 1

ER -