A bandpass delta-sigma modulator (BPDSM) is a key building block to implement a digital intermediate frequency (IF) receiver in a wireless communication system. This paper proposes a time-interleaved (TI) recursive loop BPDSM architecture that consists of five-stage TI blocks for a code-division multiple-access (CDMA) receiver. The proposed TI BPDSM provides reduction in the clock frequency requirement by a factor of 5 and relaxes the settling time requirement to one-fourth of the conventional approach. The test chip was designed and fabricated for a 30-MHz IF system with a 0.35-μm CMOS process. The measured peak SNR for a 1.25-MHz bandwidth is 48 dB while dissipating 75 mW from a 3.3-V supply and occupying 1.3 mm2.
|Number of pages||5|
|Journal||IEEE Transactions on Circuits and Systems II: Express Briefs|
|Publication status||Published - 2005 Jul 5|
Bibliographical noteFunding Information:
Manuscript received October 6, 2003; revised April 15, 2004. This work was supported in part by the Ministry of Information & Communications, Korea, under the Information Technology Research Center Support Program. This paper was recommended by Associate Editor U. Moon.
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering