A two-step A/D conversion and column self-calibration technique for low noise CMOS Image Sensors

Jaeyoung Bae, Daeyun Kim, Seokheon Ham, Youngcheol Chae, Minkyu Song

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

In this paper, a 120 frames per second (fps) low noise CMOS Image Sensor (CIS) based on a Two-Step Single Slope ADC (TS SS ADC) and column self-calibration technique is proposed. The TS SS ADC is suitable for high speed video systems because its conversion speed is much faster (by more than 10 times) than that of the Single Slope ADC (SS ADC). However, there exist some mismatching errors between the coarse block and the fine block due to the 2-step operation of the TS SS ADC. In general, this makes it difficult to implement the TS SS ADC beyond a 10-bit resolution. In order to improve such errors, a new 4-input comparator is discussed and a high resolution TS SS ADC is proposed. Further, a feedback circuit that enables column self-calibration to reduce the Fixed Pattern Noise (FPN) is also described. The proposed chip has been fabricated with 0.13 μm Samsung CIS technology and the chip satisfies the VGA resolution. The pixel is based on the 4-TR Active Pixel Sensor (APS). The high frame rate of 120 fps is achieved at the VGA resolution. The measured FPN is 0.38 LSB, and measured dynamic range is about 64.6 dB.

Original languageEnglish
Pages (from-to)11825-11843
Number of pages19
JournalSensors (Switzerland)
Volume14
Issue number7
DOIs
Publication statusPublished - 2014 Jul 4

Fingerprint

Image sensors
low noise
Calibration
Noise
CMOS
Pixels
slopes
sensors
Feedback
Networks (circuits)
Sensors
pixels
chips
feedback circuits
Technology
dynamic range
high speed
high resolution

All Science Journal Classification (ASJC) codes

  • Analytical Chemistry
  • Biochemistry
  • Atomic and Molecular Physics, and Optics
  • Instrumentation
  • Electrical and Electronic Engineering

Cite this

Bae, Jaeyoung ; Kim, Daeyun ; Ham, Seokheon ; Chae, Youngcheol ; Song, Minkyu. / A two-step A/D conversion and column self-calibration technique for low noise CMOS Image Sensors. In: Sensors (Switzerland). 2014 ; Vol. 14, No. 7. pp. 11825-11843.
@article{bf617f9078be43fb91334b01af1c3304,
title = "A two-step A/D conversion and column self-calibration technique for low noise CMOS Image Sensors",
abstract = "In this paper, a 120 frames per second (fps) low noise CMOS Image Sensor (CIS) based on a Two-Step Single Slope ADC (TS SS ADC) and column self-calibration technique is proposed. The TS SS ADC is suitable for high speed video systems because its conversion speed is much faster (by more than 10 times) than that of the Single Slope ADC (SS ADC). However, there exist some mismatching errors between the coarse block and the fine block due to the 2-step operation of the TS SS ADC. In general, this makes it difficult to implement the TS SS ADC beyond a 10-bit resolution. In order to improve such errors, a new 4-input comparator is discussed and a high resolution TS SS ADC is proposed. Further, a feedback circuit that enables column self-calibration to reduce the Fixed Pattern Noise (FPN) is also described. The proposed chip has been fabricated with 0.13 μm Samsung CIS technology and the chip satisfies the VGA resolution. The pixel is based on the 4-TR Active Pixel Sensor (APS). The high frame rate of 120 fps is achieved at the VGA resolution. The measured FPN is 0.38 LSB, and measured dynamic range is about 64.6 dB.",
author = "Jaeyoung Bae and Daeyun Kim and Seokheon Ham and Youngcheol Chae and Minkyu Song",
year = "2014",
month = "7",
day = "4",
doi = "10.3390/s140711825",
language = "English",
volume = "14",
pages = "11825--11843",
journal = "Sensors",
issn = "1424-3210",
publisher = "Multidisciplinary Digital Publishing Institute (MDPI)",
number = "7",

}

A two-step A/D conversion and column self-calibration technique for low noise CMOS Image Sensors. / Bae, Jaeyoung; Kim, Daeyun; Ham, Seokheon; Chae, Youngcheol; Song, Minkyu.

In: Sensors (Switzerland), Vol. 14, No. 7, 04.07.2014, p. 11825-11843.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A two-step A/D conversion and column self-calibration technique for low noise CMOS Image Sensors

AU - Bae, Jaeyoung

AU - Kim, Daeyun

AU - Ham, Seokheon

AU - Chae, Youngcheol

AU - Song, Minkyu

PY - 2014/7/4

Y1 - 2014/7/4

N2 - In this paper, a 120 frames per second (fps) low noise CMOS Image Sensor (CIS) based on a Two-Step Single Slope ADC (TS SS ADC) and column self-calibration technique is proposed. The TS SS ADC is suitable for high speed video systems because its conversion speed is much faster (by more than 10 times) than that of the Single Slope ADC (SS ADC). However, there exist some mismatching errors between the coarse block and the fine block due to the 2-step operation of the TS SS ADC. In general, this makes it difficult to implement the TS SS ADC beyond a 10-bit resolution. In order to improve such errors, a new 4-input comparator is discussed and a high resolution TS SS ADC is proposed. Further, a feedback circuit that enables column self-calibration to reduce the Fixed Pattern Noise (FPN) is also described. The proposed chip has been fabricated with 0.13 μm Samsung CIS technology and the chip satisfies the VGA resolution. The pixel is based on the 4-TR Active Pixel Sensor (APS). The high frame rate of 120 fps is achieved at the VGA resolution. The measured FPN is 0.38 LSB, and measured dynamic range is about 64.6 dB.

AB - In this paper, a 120 frames per second (fps) low noise CMOS Image Sensor (CIS) based on a Two-Step Single Slope ADC (TS SS ADC) and column self-calibration technique is proposed. The TS SS ADC is suitable for high speed video systems because its conversion speed is much faster (by more than 10 times) than that of the Single Slope ADC (SS ADC). However, there exist some mismatching errors between the coarse block and the fine block due to the 2-step operation of the TS SS ADC. In general, this makes it difficult to implement the TS SS ADC beyond a 10-bit resolution. In order to improve such errors, a new 4-input comparator is discussed and a high resolution TS SS ADC is proposed. Further, a feedback circuit that enables column self-calibration to reduce the Fixed Pattern Noise (FPN) is also described. The proposed chip has been fabricated with 0.13 μm Samsung CIS technology and the chip satisfies the VGA resolution. The pixel is based on the 4-TR Active Pixel Sensor (APS). The high frame rate of 120 fps is achieved at the VGA resolution. The measured FPN is 0.38 LSB, and measured dynamic range is about 64.6 dB.

UR - http://www.scopus.com/inward/record.url?scp=84903898635&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84903898635&partnerID=8YFLogxK

U2 - 10.3390/s140711825

DO - 10.3390/s140711825

M3 - Article

AN - SCOPUS:84903898635

VL - 14

SP - 11825

EP - 11843

JO - Sensors

JF - Sensors

SN - 1424-3210

IS - 7

ER -