A Unified Buffering Management with Set Divisible Cache for PCM Main Memory

Mei Ying Bian, Su Kyung Yoon, Jeong Geun Kim, Sangjae Nam, Shin-Dug Kim

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This research proposes a phase-change memory (PCM) based main memory system with an effective combination of a superblock-based adaptive buffering structure and its associated set divisible last-level cache (LLC). To achieve high performance similar to that of dynamic random-access memory (DRAM) based main memory, the superblock-based adaptive buffer (SABU) is comprised of dual DRAM buffers, i.e., an aggressive superblock-based pre-fetching buffer (SBPB) and an adaptive sub-block reusing buffer (SBRB), and a set divisible LLC based on a cache space optimization scheme. According to our experiment, the longer PCM access latency can typically be hidden using our proposed SABU, which can significantly reduce the number of writes over the PCM main memory by 26.44%. The SABU approach can reduce PCM access latency up to 0.43 times, compared with conventional DRAM main memory. Meanwhile, the average memory energy consumption can be reduced by 19.7%.

Original languageEnglish
Pages (from-to)137-146
Number of pages10
JournalJournal of Computer Science and Technology
Volume31
Issue number1
DOIs
Publication statusPublished - 2016 Jan 1

Fingerprint

Phase change memory
Phase Change
Divisible
Cache
Data storage equipment
Buffer
Random Access
Latency
Prefetching
Energy utilization
Energy Consumption

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Software
  • Hardware and Architecture
  • Computer Science Applications
  • Computational Theory and Mathematics

Cite this

Bian, Mei Ying ; Yoon, Su Kyung ; Kim, Jeong Geun ; Nam, Sangjae ; Kim, Shin-Dug. / A Unified Buffering Management with Set Divisible Cache for PCM Main Memory. In: Journal of Computer Science and Technology. 2016 ; Vol. 31, No. 1. pp. 137-146.
@article{54b1f3596a3e405a8c5c09061bc61f10,
title = "A Unified Buffering Management with Set Divisible Cache for PCM Main Memory",
abstract = "This research proposes a phase-change memory (PCM) based main memory system with an effective combination of a superblock-based adaptive buffering structure and its associated set divisible last-level cache (LLC). To achieve high performance similar to that of dynamic random-access memory (DRAM) based main memory, the superblock-based adaptive buffer (SABU) is comprised of dual DRAM buffers, i.e., an aggressive superblock-based pre-fetching buffer (SBPB) and an adaptive sub-block reusing buffer (SBRB), and a set divisible LLC based on a cache space optimization scheme. According to our experiment, the longer PCM access latency can typically be hidden using our proposed SABU, which can significantly reduce the number of writes over the PCM main memory by 26.44{\%}. The SABU approach can reduce PCM access latency up to 0.43 times, compared with conventional DRAM main memory. Meanwhile, the average memory energy consumption can be reduced by 19.7{\%}.",
author = "Bian, {Mei Ying} and Yoon, {Su Kyung} and Kim, {Jeong Geun} and Sangjae Nam and Shin-Dug Kim",
year = "2016",
month = "1",
day = "1",
doi = "10.1007/s11390-016-1617-7",
language = "English",
volume = "31",
pages = "137--146",
journal = "Journal of Computer Science and Technology",
issn = "1000-9000",
publisher = "Springer New York",
number = "1",

}

A Unified Buffering Management with Set Divisible Cache for PCM Main Memory. / Bian, Mei Ying; Yoon, Su Kyung; Kim, Jeong Geun; Nam, Sangjae; Kim, Shin-Dug.

In: Journal of Computer Science and Technology, Vol. 31, No. 1, 01.01.2016, p. 137-146.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A Unified Buffering Management with Set Divisible Cache for PCM Main Memory

AU - Bian, Mei Ying

AU - Yoon, Su Kyung

AU - Kim, Jeong Geun

AU - Nam, Sangjae

AU - Kim, Shin-Dug

PY - 2016/1/1

Y1 - 2016/1/1

N2 - This research proposes a phase-change memory (PCM) based main memory system with an effective combination of a superblock-based adaptive buffering structure and its associated set divisible last-level cache (LLC). To achieve high performance similar to that of dynamic random-access memory (DRAM) based main memory, the superblock-based adaptive buffer (SABU) is comprised of dual DRAM buffers, i.e., an aggressive superblock-based pre-fetching buffer (SBPB) and an adaptive sub-block reusing buffer (SBRB), and a set divisible LLC based on a cache space optimization scheme. According to our experiment, the longer PCM access latency can typically be hidden using our proposed SABU, which can significantly reduce the number of writes over the PCM main memory by 26.44%. The SABU approach can reduce PCM access latency up to 0.43 times, compared with conventional DRAM main memory. Meanwhile, the average memory energy consumption can be reduced by 19.7%.

AB - This research proposes a phase-change memory (PCM) based main memory system with an effective combination of a superblock-based adaptive buffering structure and its associated set divisible last-level cache (LLC). To achieve high performance similar to that of dynamic random-access memory (DRAM) based main memory, the superblock-based adaptive buffer (SABU) is comprised of dual DRAM buffers, i.e., an aggressive superblock-based pre-fetching buffer (SBPB) and an adaptive sub-block reusing buffer (SBRB), and a set divisible LLC based on a cache space optimization scheme. According to our experiment, the longer PCM access latency can typically be hidden using our proposed SABU, which can significantly reduce the number of writes over the PCM main memory by 26.44%. The SABU approach can reduce PCM access latency up to 0.43 times, compared with conventional DRAM main memory. Meanwhile, the average memory energy consumption can be reduced by 19.7%.

UR - http://www.scopus.com/inward/record.url?scp=84953400812&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84953400812&partnerID=8YFLogxK

U2 - 10.1007/s11390-016-1617-7

DO - 10.1007/s11390-016-1617-7

M3 - Article

VL - 31

SP - 137

EP - 146

JO - Journal of Computer Science and Technology

JF - Journal of Computer Science and Technology

SN - 1000-9000

IS - 1

ER -