A Wideband True-Time-Delay Phase Shifter with 100% Fractional Bandwidth Using 28 nm CMOS

Minjae Jung; Hong Jib Yoon; Byung Wook Min

doi:10.1109/RFIC49505.2020.9218412

A Wideband True-Time-Delay Phase Shifter with 100% Fractional Bandwidth Using 28 nm CMOS

Minjae Jung, Hong Jib Yoon, Byung Wook Min

Department of Electrical and Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

A fully integrated passive true-time-delay (TTD) phase shifter is presented for a wideband phased array antenna using 28-nm CMOS technology. By using a delay-compensation technique, a linear phase characteristic is achieved within a wide frequency range over 8-24 GHz. A combined bridged-tee network (BTN) delay cell is proposed to accomplish the delay compensation with the most significant bit (MSB) at 29.6 ps and the least significant bit (LSB) at 7.4 ps, which are 45° and 180° at 16 GHz, respectively. The measured insertion loss is in the range of 7.8-12 dB with an RMS gain error less than 1.4 dB from 8 GHz to 24 GHz. In addition, the measured RMS TTD phase and delay errors are less than 1.6 ps and 1.5°, respectively, within 8-24 GHz. The chip size of the proposed TTD phase shifter is 0.48 mm2.

Original language	English
Title of host publication	RFIC 2020 - 2020 IEEE Radio Frequency Integrated Circuits Symposium
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	59-62
Number of pages	4
ISBN (Electronic)	9781728168098
DOIs	https://doi.org/10.1109/RFIC49505.2020.9218412
Publication status	Published - 2020 Aug
Event	2020 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2020 - Virtual, Los Angeles, United States Duration: 2020 Aug 4 → 2020 Aug 6

Publication series

Name	Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
Volume	2020-August
ISSN (Print)	1529-2517

Conference

Conference	2020 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2020
Country/Territory	United States
City	Virtual, Los Angeles
Period	20/8/4 → 20/8/6

Bibliographical note

Publisher Copyright:
© 2020 IEEE.

All Science Journal Classification (ASJC) codes

Engineering(all)

Access to Document

10.1109/RFIC49505.2020.9218412

Cite this

Jung, M., Yoon, H. J., & Min, B. W. (2020). A Wideband True-Time-Delay Phase Shifter with 100% Fractional Bandwidth Using 28 nm CMOS. In RFIC 2020 - 2020 IEEE Radio Frequency Integrated Circuits Symposium (pp. 59-62). [9218412] (Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium; Vol. 2020-August). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/RFIC49505.2020.9218412

@inproceedings{8b3783de69c84420b4a8d4ebc32e3f84,

title = "A Wideband True-Time-Delay Phase Shifter with 100% Fractional Bandwidth Using 28 nm CMOS",

abstract = "A fully integrated passive true-time-delay (TTD) phase shifter is presented for a wideband phased array antenna using 28-nm CMOS technology. By using a delay-compensation technique, a linear phase characteristic is achieved within a wide frequency range over 8-24 GHz. A combined bridged-tee network (BTN) delay cell is proposed to accomplish the delay compensation with the most significant bit (MSB) at 29.6 ps and the least significant bit (LSB) at 7.4 ps, which are 45° and 180° at 16 GHz, respectively. The measured insertion loss is in the range of 7.8-12 dB with an RMS gain error less than 1.4 dB from 8 GHz to 24 GHz. In addition, the measured RMS TTD phase and delay errors are less than 1.6 ps and 1.5°, respectively, within 8-24 GHz. The chip size of the proposed TTD phase shifter is 0.48 mm2.",

author = "Minjae Jung and Yoon, {Hong Jib} and Min, {Byung Wook}",

note = "Publisher Copyright: {\textcopyright} 2020 IEEE.; 2020 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2020 ; Conference date: 04-08-2020 Through 06-08-2020",

year = "2020",

month = aug,

doi = "10.1109/RFIC49505.2020.9218412",

language = "English",

series = "Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "59--62",

booktitle = "RFIC 2020 - 2020 IEEE Radio Frequency Integrated Circuits Symposium",

address = "United States",

}

Jung, M, Yoon, HJ & Min, BW 2020, A Wideband True-Time-Delay Phase Shifter with 100% Fractional Bandwidth Using 28 nm CMOS. in RFIC 2020 - 2020 IEEE Radio Frequency Integrated Circuits Symposium., 9218412, Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium, vol. 2020-August, Institute of Electrical and Electronics Engineers Inc., pp. 59-62, 2020 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2020, Virtual, Los Angeles, United States, 20/8/4. https://doi.org/10.1109/RFIC49505.2020.9218412

A Wideband True-Time-Delay Phase Shifter with 100% Fractional Bandwidth Using 28 nm CMOS. / Jung, Minjae; Yoon, Hong Jib; Min, Byung Wook.

RFIC 2020 - 2020 IEEE Radio Frequency Integrated Circuits Symposium. Institute of Electrical and Electronics Engineers Inc., 2020. p. 59-62 9218412 (Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium; Vol. 2020-August).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A Wideband True-Time-Delay Phase Shifter with 100% Fractional Bandwidth Using 28 nm CMOS

AU - Jung, Minjae

AU - Yoon, Hong Jib

AU - Min, Byung Wook

PY - 2020/8

Y1 - 2020/8

N2 - A fully integrated passive true-time-delay (TTD) phase shifter is presented for a wideband phased array antenna using 28-nm CMOS technology. By using a delay-compensation technique, a linear phase characteristic is achieved within a wide frequency range over 8-24 GHz. A combined bridged-tee network (BTN) delay cell is proposed to accomplish the delay compensation with the most significant bit (MSB) at 29.6 ps and the least significant bit (LSB) at 7.4 ps, which are 45° and 180° at 16 GHz, respectively. The measured insertion loss is in the range of 7.8-12 dB with an RMS gain error less than 1.4 dB from 8 GHz to 24 GHz. In addition, the measured RMS TTD phase and delay errors are less than 1.6 ps and 1.5°, respectively, within 8-24 GHz. The chip size of the proposed TTD phase shifter is 0.48 mm2.

AB - A fully integrated passive true-time-delay (TTD) phase shifter is presented for a wideband phased array antenna using 28-nm CMOS technology. By using a delay-compensation technique, a linear phase characteristic is achieved within a wide frequency range over 8-24 GHz. A combined bridged-tee network (BTN) delay cell is proposed to accomplish the delay compensation with the most significant bit (MSB) at 29.6 ps and the least significant bit (LSB) at 7.4 ps, which are 45° and 180° at 16 GHz, respectively. The measured insertion loss is in the range of 7.8-12 dB with an RMS gain error less than 1.4 dB from 8 GHz to 24 GHz. In addition, the measured RMS TTD phase and delay errors are less than 1.6 ps and 1.5°, respectively, within 8-24 GHz. The chip size of the proposed TTD phase shifter is 0.48 mm2.

UR - http://www.scopus.com/inward/record.url?scp=85093921835&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85093921835&partnerID=8YFLogxK

U2 - 10.1109/RFIC49505.2020.9218412

DO - 10.1109/RFIC49505.2020.9218412

M3 - Conference contribution

AN - SCOPUS:85093921835

T3 - Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

SP - 59

EP - 62

BT - RFIC 2020 - 2020 IEEE Radio Frequency Integrated Circuits Symposium

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2020 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2020

Y2 - 4 August 2020 through 6 August 2020

ER -

Jung M, Yoon HJ, Min BW. A Wideband True-Time-Delay Phase Shifter with 100% Fractional Bandwidth Using 28 nm CMOS. In RFIC 2020 - 2020 IEEE Radio Frequency Integrated Circuits Symposium. Institute of Electrical and Electronics Engineers Inc. 2020. p. 59-62. 9218412. (Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium). https://doi.org/10.1109/RFIC49505.2020.9218412

A Wideband True-Time-Delay Phase Shifter with 100% Fractional Bandwidth Using 28 nm CMOS

Abstract

Publication series

Conference

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this