A10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

Wang Soo Kim, Woo Young Choi

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

This paper presents a 10- Gb/s low-power adaptive continuous-time linear equalizer, which automatically determines the optimal equalization condition by searching for the equalization coefficient producing the largest peak value in histograms obtained with asynchronous under-sampling. To reduce the power consumption, the integrated digital controller turns off the circuit blocks used for the adaptation process once adaptation is complete. A prototype equalizer realized in 65-nm CMOS technology consumes 4.66mW during adaptation and 2.49mW after adaptation. For 10-Gb/s 231-1 PRBS data transmitted over 40-cm FR4 PCB trace, our equalizer achieves less than 10-13 BER and 26.6 ps peak-to-peak jitter.

Original languageEnglish
Article number20130030
Journalieice electronics express
Volume10
Issue number4
DOIs
Publication statusPublished - 2013

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram'. Together they form a unique fingerprint.

  • Cite this