A10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

Wang Soo Kim, Woo-Young Choi

Research output: Contribution to journalLetter

4 Citations (Scopus)

Abstract

This paper presents a 10- Gb/s low-power adaptive continuous-time linear equalizer, which automatically determines the optimal equalization condition by searching for the equalization coefficient producing the largest peak value in histograms obtained with asynchronous under-sampling. To reduce the power consumption, the integrated digital controller turns off the circuit blocks used for the adaptation process once adaptation is complete. A prototype equalizer realized in 65-nm CMOS technology consumes 4.66mW during adaptation and 2.49mW after adaptation. For 10-Gb/s 231-1 PRBS data transmitted over 40-cm FR4 PCB trace, our equalizer achieves less than 10-13 BER and 26.6 ps peak-to-peak jitter.

Original languageEnglish
JournalIEICE Electronics Express
Volume10
Issue number4
DOIs
Publication statusPublished - 2013 May 14

Fingerprint

Equalizers
histograms
sampling
Sampling
Polychlorinated Biphenyls
Polychlorinated biphenyls
Jitter
polychlorinated biphenyls
Electric power utilization
CMOS
controllers
Controllers
Networks (circuits)
prototypes
vibration
coefficients

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

@article{3a9a95495e0e49baa9e28cdb3eddd418,
title = "A10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram",
abstract = "This paper presents a 10- Gb/s low-power adaptive continuous-time linear equalizer, which automatically determines the optimal equalization condition by searching for the equalization coefficient producing the largest peak value in histograms obtained with asynchronous under-sampling. To reduce the power consumption, the integrated digital controller turns off the circuit blocks used for the adaptation process once adaptation is complete. A prototype equalizer realized in 65-nm CMOS technology consumes 4.66mW during adaptation and 2.49mW after adaptation. For 10-Gb/s 231-1 PRBS data transmitted over 40-cm FR4 PCB trace, our equalizer achieves less than 10-13 BER and 26.6 ps peak-to-peak jitter.",
author = "Kim, {Wang Soo} and Woo-Young Choi",
year = "2013",
month = "5",
day = "14",
doi = "10.1587/elex.10.20130030",
language = "English",
volume = "10",
journal = "IEICE Electronics Express",
issn = "1349-2543",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "4",

}

A10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram. / Kim, Wang Soo; Choi, Woo-Young.

In: IEICE Electronics Express, Vol. 10, No. 4, 14.05.2013.

Research output: Contribution to journalLetter

TY - JOUR

T1 - A10-Gb/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

AU - Kim, Wang Soo

AU - Choi, Woo-Young

PY - 2013/5/14

Y1 - 2013/5/14

N2 - This paper presents a 10- Gb/s low-power adaptive continuous-time linear equalizer, which automatically determines the optimal equalization condition by searching for the equalization coefficient producing the largest peak value in histograms obtained with asynchronous under-sampling. To reduce the power consumption, the integrated digital controller turns off the circuit blocks used for the adaptation process once adaptation is complete. A prototype equalizer realized in 65-nm CMOS technology consumes 4.66mW during adaptation and 2.49mW after adaptation. For 10-Gb/s 231-1 PRBS data transmitted over 40-cm FR4 PCB trace, our equalizer achieves less than 10-13 BER and 26.6 ps peak-to-peak jitter.

AB - This paper presents a 10- Gb/s low-power adaptive continuous-time linear equalizer, which automatically determines the optimal equalization condition by searching for the equalization coefficient producing the largest peak value in histograms obtained with asynchronous under-sampling. To reduce the power consumption, the integrated digital controller turns off the circuit blocks used for the adaptation process once adaptation is complete. A prototype equalizer realized in 65-nm CMOS technology consumes 4.66mW during adaptation and 2.49mW after adaptation. For 10-Gb/s 231-1 PRBS data transmitted over 40-cm FR4 PCB trace, our equalizer achieves less than 10-13 BER and 26.6 ps peak-to-peak jitter.

UR - http://www.scopus.com/inward/record.url?scp=84877356236&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84877356236&partnerID=8YFLogxK

U2 - 10.1587/elex.10.20130030

DO - 10.1587/elex.10.20130030

M3 - Letter

VL - 10

JO - IEICE Electronics Express

JF - IEICE Electronics Express

SN - 1349-2543

IS - 4

ER -