A/D converter using iterative divide-by-two reference for CMOS image sensor

Lee Jeonghwan, Han Gunhee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper proposes an ADC using Iterative Divide-by-Two Reference. Using and sharing a single voltage divider reduces silicon area for a column compared with the conventional SA-ADC. An offset-cancelled integrator and a capacitor error averaging method are implemented to decrease the impact of nonlinearities. The ADC is designed in 0.18-μm CMOS process and consumes 0.35-mW of power per ADC, and the active die area is 0.012-mm2.

Original languageEnglish
Title of host publication2008 International SoC Design Conference, ISOCC 2008
Volume3
DOIs
Publication statusPublished - 2008 Dec 1
Event2008 International SoC Design Conference, ISOCC 2008 - Busan, Korea, Republic of
Duration: 2008 Nov 242008 Nov 25

Other

Other2008 International SoC Design Conference, ISOCC 2008
CountryKorea, Republic of
CityBusan
Period08/11/2408/11/25

Fingerprint

Voltage dividers
Image sensors
Capacitors
Silicon

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Software

Cite this

Jeonghwan, L., & Gunhee, H. (2008). A/D converter using iterative divide-by-two reference for CMOS image sensor. In 2008 International SoC Design Conference, ISOCC 2008 (Vol. 3). [4815737] https://doi.org/10.1109/SOCDC.2008.4815737
Jeonghwan, Lee ; Gunhee, Han. / A/D converter using iterative divide-by-two reference for CMOS image sensor. 2008 International SoC Design Conference, ISOCC 2008. Vol. 3 2008.
@inproceedings{d8ababc8abce49d2aad0809e5ba97d3c,
title = "A/D converter using iterative divide-by-two reference for CMOS image sensor",
abstract = "This paper proposes an ADC using Iterative Divide-by-Two Reference. Using and sharing a single voltage divider reduces silicon area for a column compared with the conventional SA-ADC. An offset-cancelled integrator and a capacitor error averaging method are implemented to decrease the impact of nonlinearities. The ADC is designed in 0.18-μm CMOS process and consumes 0.35-mW of power per ADC, and the active die area is 0.012-mm2.",
author = "Lee Jeonghwan and Han Gunhee",
year = "2008",
month = "12",
day = "1",
doi = "10.1109/SOCDC.2008.4815737",
language = "English",
isbn = "9781424425990",
volume = "3",
booktitle = "2008 International SoC Design Conference, ISOCC 2008",

}

Jeonghwan, L & Gunhee, H 2008, A/D converter using iterative divide-by-two reference for CMOS image sensor. in 2008 International SoC Design Conference, ISOCC 2008. vol. 3, 4815737, 2008 International SoC Design Conference, ISOCC 2008, Busan, Korea, Republic of, 08/11/24. https://doi.org/10.1109/SOCDC.2008.4815737

A/D converter using iterative divide-by-two reference for CMOS image sensor. / Jeonghwan, Lee; Gunhee, Han.

2008 International SoC Design Conference, ISOCC 2008. Vol. 3 2008. 4815737.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A/D converter using iterative divide-by-two reference for CMOS image sensor

AU - Jeonghwan, Lee

AU - Gunhee, Han

PY - 2008/12/1

Y1 - 2008/12/1

N2 - This paper proposes an ADC using Iterative Divide-by-Two Reference. Using and sharing a single voltage divider reduces silicon area for a column compared with the conventional SA-ADC. An offset-cancelled integrator and a capacitor error averaging method are implemented to decrease the impact of nonlinearities. The ADC is designed in 0.18-μm CMOS process and consumes 0.35-mW of power per ADC, and the active die area is 0.012-mm2.

AB - This paper proposes an ADC using Iterative Divide-by-Two Reference. Using and sharing a single voltage divider reduces silicon area for a column compared with the conventional SA-ADC. An offset-cancelled integrator and a capacitor error averaging method are implemented to decrease the impact of nonlinearities. The ADC is designed in 0.18-μm CMOS process and consumes 0.35-mW of power per ADC, and the active die area is 0.012-mm2.

UR - http://www.scopus.com/inward/record.url?scp=67650659393&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67650659393&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2008.4815737

DO - 10.1109/SOCDC.2008.4815737

M3 - Conference contribution

AN - SCOPUS:67650659393

SN - 9781424425990

SN - 9781424425990

VL - 3

BT - 2008 International SoC Design Conference, ISOCC 2008

ER -

Jeonghwan L, Gunhee H. A/D converter using iterative divide-by-two reference for CMOS image sensor. In 2008 International SoC Design Conference, ISOCC 2008. Vol. 3. 2008. 4815737 https://doi.org/10.1109/SOCDC.2008.4815737