ADDLL for clock-deskew buffer in high-performance SoCs

Jung Hyun Park, Dong Hoon Jung, Kyungho Ryu, Seong Ook Jung

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

In this brief, we propose an all-digital delay locked loop (ADDLL) for a clock-deskew buffer. A low static phase offset at a high operating frequency is achieved by adopting a high-resolution window phase detector (PD) and a tristate-inverter-based ladder type coarse delay line (CDL). The proposed PD generates a high-resolution detection window that is adaptive to the process-voltage-temperature variation and reduces the static phase offset to nearly half of the fine delay line (FDL) resolution using a dual-output FDL. A proposed CDL is adopted in order to attain a small coarse delay step using tristate-inverters. The proposed ADDLL is designed using 0.13-\μ m process technology with a supply voltage of 1.2 V. The operating frequency range is 700 MHz to 2.0 GHz. The maximum static phase offset is less than 14.75 ps at all conditions and the power consumption is 4.0 mW at 2.0 GHz.

Original languageEnglish
Article number6289379
Pages (from-to)1368-1373
Number of pages6
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume21
Issue number7
DOIs
Publication statusPublished - 2013 Jan 1

Fingerprint

Electric delay lines
Clocks
Detectors
Ladders
Electric potential
Electric power utilization
Temperature

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Park, Jung Hyun ; Jung, Dong Hoon ; Ryu, Kyungho ; Jung, Seong Ook. / ADDLL for clock-deskew buffer in high-performance SoCs. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013 ; Vol. 21, No. 7. pp. 1368-1373.
@article{1fcad55e906a41668939212fa70df3e7,
title = "ADDLL for clock-deskew buffer in high-performance SoCs",
abstract = "In this brief, we propose an all-digital delay locked loop (ADDLL) for a clock-deskew buffer. A low static phase offset at a high operating frequency is achieved by adopting a high-resolution window phase detector (PD) and a tristate-inverter-based ladder type coarse delay line (CDL). The proposed PD generates a high-resolution detection window that is adaptive to the process-voltage-temperature variation and reduces the static phase offset to nearly half of the fine delay line (FDL) resolution using a dual-output FDL. A proposed CDL is adopted in order to attain a small coarse delay step using tristate-inverters. The proposed ADDLL is designed using 0.13-\μ m process technology with a supply voltage of 1.2 V. The operating frequency range is 700 MHz to 2.0 GHz. The maximum static phase offset is less than 14.75 ps at all conditions and the power consumption is 4.0 mW at 2.0 GHz.",
author = "Park, {Jung Hyun} and Jung, {Dong Hoon} and Kyungho Ryu and Jung, {Seong Ook}",
year = "2013",
month = "1",
day = "1",
doi = "10.1109/TVLSI.2012.2210742",
language = "English",
volume = "21",
pages = "1368--1373",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

ADDLL for clock-deskew buffer in high-performance SoCs. / Park, Jung Hyun; Jung, Dong Hoon; Ryu, Kyungho; Jung, Seong Ook.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 21, No. 7, 6289379, 01.01.2013, p. 1368-1373.

Research output: Contribution to journalArticle

TY - JOUR

T1 - ADDLL for clock-deskew buffer in high-performance SoCs

AU - Park, Jung Hyun

AU - Jung, Dong Hoon

AU - Ryu, Kyungho

AU - Jung, Seong Ook

PY - 2013/1/1

Y1 - 2013/1/1

N2 - In this brief, we propose an all-digital delay locked loop (ADDLL) for a clock-deskew buffer. A low static phase offset at a high operating frequency is achieved by adopting a high-resolution window phase detector (PD) and a tristate-inverter-based ladder type coarse delay line (CDL). The proposed PD generates a high-resolution detection window that is adaptive to the process-voltage-temperature variation and reduces the static phase offset to nearly half of the fine delay line (FDL) resolution using a dual-output FDL. A proposed CDL is adopted in order to attain a small coarse delay step using tristate-inverters. The proposed ADDLL is designed using 0.13-\μ m process technology with a supply voltage of 1.2 V. The operating frequency range is 700 MHz to 2.0 GHz. The maximum static phase offset is less than 14.75 ps at all conditions and the power consumption is 4.0 mW at 2.0 GHz.

AB - In this brief, we propose an all-digital delay locked loop (ADDLL) for a clock-deskew buffer. A low static phase offset at a high operating frequency is achieved by adopting a high-resolution window phase detector (PD) and a tristate-inverter-based ladder type coarse delay line (CDL). The proposed PD generates a high-resolution detection window that is adaptive to the process-voltage-temperature variation and reduces the static phase offset to nearly half of the fine delay line (FDL) resolution using a dual-output FDL. A proposed CDL is adopted in order to attain a small coarse delay step using tristate-inverters. The proposed ADDLL is designed using 0.13-\μ m process technology with a supply voltage of 1.2 V. The operating frequency range is 700 MHz to 2.0 GHz. The maximum static phase offset is less than 14.75 ps at all conditions and the power consumption is 4.0 mW at 2.0 GHz.

UR - http://www.scopus.com/inward/record.url?scp=84880053300&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84880053300&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2012.2210742

DO - 10.1109/TVLSI.2012.2210742

M3 - Article

AN - SCOPUS:84880053300

VL - 21

SP - 1368

EP - 1373

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 7

M1 - 6289379

ER -