All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAM

Dong Hoon Jung, Young Jae An, Kyungho Ryu, Jung Hyun Park, Seong Ook Jung

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

A fast-locking all-digital delay-locked loop (DLL) with closed-loop duty-cycle correction (DCC) capability is proposed for clock synchronization in DRAM. A new cyclic-locking loop is proposed to resolve the locking speed degradation due to the replica delay line (RDL) in the DLL. The proposed cyclic-locking loop operates asynchronously and offers an optimal loop delay for DLL locking. The locking time of the proposed DLL is decreased by more than 34.1% compared to that of previous fast-locking DLLs using a successive approximation register algorithm. The proposed DLL is fabricated using 65-nm CMOS process technology on an active area of 465.1× 37μ m2 and uses a 1.1-V supply voltage. The operating frequency range is 400-800 MHz, and 3.52 mW is consumed at 800 MHz, resulting in a power consumption of 4.4 pJ/Hz. The measured locking time ranges from 38 to 41 cycles over the entire operating frequency range.

Original languageEnglish
Article number7156093
Pages (from-to)1023-1027
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume62
Issue number11
DOIs
Publication statusPublished - 2015 Nov 1

Fingerprint

Dynamic random access storage
Electric delay lines
Clocks
Synchronization
Electric power utilization
Degradation
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Jung, Dong Hoon ; An, Young Jae ; Ryu, Kyungho ; Park, Jung Hyun ; Jung, Seong Ook. / All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAM. In: IEEE Transactions on Circuits and Systems II: Express Briefs. 2015 ; Vol. 62, No. 11. pp. 1023-1027.
@article{c93841c7c48743f0a6dc5d24ba1afddf,
title = "All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAM",
abstract = "A fast-locking all-digital delay-locked loop (DLL) with closed-loop duty-cycle correction (DCC) capability is proposed for clock synchronization in DRAM. A new cyclic-locking loop is proposed to resolve the locking speed degradation due to the replica delay line (RDL) in the DLL. The proposed cyclic-locking loop operates asynchronously and offers an optimal loop delay for DLL locking. The locking time of the proposed DLL is decreased by more than 34.1{\%} compared to that of previous fast-locking DLLs using a successive approximation register algorithm. The proposed DLL is fabricated using 65-nm CMOS process technology on an active area of 465.1× 37μ m2 and uses a 1.1-V supply voltage. The operating frequency range is 400-800 MHz, and 3.52 mW is consumed at 800 MHz, resulting in a power consumption of 4.4 pJ/Hz. The measured locking time ranges from 38 to 41 cycles over the entire operating frequency range.",
author = "Jung, {Dong Hoon} and An, {Young Jae} and Kyungho Ryu and Park, {Jung Hyun} and Jung, {Seong Ook}",
year = "2015",
month = "11",
day = "1",
doi = "10.1109/TCSII.2015.2456111",
language = "English",
volume = "62",
pages = "1023--1027",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAM. / Jung, Dong Hoon; An, Young Jae; Ryu, Kyungho; Park, Jung Hyun; Jung, Seong Ook.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 62, No. 11, 7156093, 01.11.2015, p. 1023-1027.

Research output: Contribution to journalArticle

TY - JOUR

T1 - All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAM

AU - Jung, Dong Hoon

AU - An, Young Jae

AU - Ryu, Kyungho

AU - Park, Jung Hyun

AU - Jung, Seong Ook

PY - 2015/11/1

Y1 - 2015/11/1

N2 - A fast-locking all-digital delay-locked loop (DLL) with closed-loop duty-cycle correction (DCC) capability is proposed for clock synchronization in DRAM. A new cyclic-locking loop is proposed to resolve the locking speed degradation due to the replica delay line (RDL) in the DLL. The proposed cyclic-locking loop operates asynchronously and offers an optimal loop delay for DLL locking. The locking time of the proposed DLL is decreased by more than 34.1% compared to that of previous fast-locking DLLs using a successive approximation register algorithm. The proposed DLL is fabricated using 65-nm CMOS process technology on an active area of 465.1× 37μ m2 and uses a 1.1-V supply voltage. The operating frequency range is 400-800 MHz, and 3.52 mW is consumed at 800 MHz, resulting in a power consumption of 4.4 pJ/Hz. The measured locking time ranges from 38 to 41 cycles over the entire operating frequency range.

AB - A fast-locking all-digital delay-locked loop (DLL) with closed-loop duty-cycle correction (DCC) capability is proposed for clock synchronization in DRAM. A new cyclic-locking loop is proposed to resolve the locking speed degradation due to the replica delay line (RDL) in the DLL. The proposed cyclic-locking loop operates asynchronously and offers an optimal loop delay for DLL locking. The locking time of the proposed DLL is decreased by more than 34.1% compared to that of previous fast-locking DLLs using a successive approximation register algorithm. The proposed DLL is fabricated using 65-nm CMOS process technology on an active area of 465.1× 37μ m2 and uses a 1.1-V supply voltage. The operating frequency range is 400-800 MHz, and 3.52 mW is consumed at 800 MHz, resulting in a power consumption of 4.4 pJ/Hz. The measured locking time ranges from 38 to 41 cycles over the entire operating frequency range.

UR - http://www.scopus.com/inward/record.url?scp=84947253110&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84947253110&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2015.2456111

DO - 10.1109/TCSII.2015.2456111

M3 - Article

AN - SCOPUS:84947253110

VL - 62

SP - 1023

EP - 1027

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 11

M1 - 7156093

ER -