An adaptive idle-time exploiting method for low latency NAND flash-based storage devices

Sang Hoon Park, Dong Gun Kim, Kwanhu Bang, Hyuk Jun Lee, Sungjoo Yoo, Eui-Young Chung

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

The market share of NAND flash-based storage devices (NFSDs) has rapidly grown in recent years since many characteristics, such as non-volatility, low latency, and high reliability, meet the requirements for various types of storage devices. However, the unique characteristic of NAND flash memories (NFMs), erase-before-write, causes problems for NFSDs from a performance perspective. Specifically, performance degradation is incurred by extra operations that serve to hide the bad characteristics of NFMs. In order to resolve this problem, many attractive methods have been proposed. Various algorithms for flash translation layers (FTLs) are representative methods that provide space redundancy to NFSDs for better performance. However, the amount of space redundancy is limited by the capacity of NFMs and thus, space redundancy is still insufficient for improving the performance of NFSDs. Consequently, a new type of redundancy, termed temporal redundancy, has recently been introduced for NFSDs. More precisely, the idleness of NFSDs is exploited so as to precede extra operations for NFSDs while minimizing the overhead of extra operations. In this paper, we propose an adaptive time-out method based on the Hidden-Markov Model (HMM) to efficiently utilize idle periods. In addition, we also suggest a simple scheduling scheme for extra operations that can be customized for general FTLs. The experimental results demonstrate that the proposed method yields performance improvements in terms of average write latency and peak latency, 74% and 76% better than the existing method, respectively, and approaching within average 9% and 5% of the optimal case, respectively.

Original languageEnglish
Article number6363445
Pages (from-to)1085-1096
Number of pages12
JournalIEEE Transactions on Computers
Volume63
Issue number5
DOIs
Publication statusPublished - 2014 Jan 1

Fingerprint

NAND
Flash
Redundancy
Latency
Flash memory
Flash Memory
Hidden Markov models
Scheduling
Degradation
Markov Model
Resolve

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

Park, Sang Hoon ; Kim, Dong Gun ; Bang, Kwanhu ; Lee, Hyuk Jun ; Yoo, Sungjoo ; Chung, Eui-Young. / An adaptive idle-time exploiting method for low latency NAND flash-based storage devices. In: IEEE Transactions on Computers. 2014 ; Vol. 63, No. 5. pp. 1085-1096.
@article{525f70218d804e87af7db3ffbbce0bbf,
title = "An adaptive idle-time exploiting method for low latency NAND flash-based storage devices",
abstract = "The market share of NAND flash-based storage devices (NFSDs) has rapidly grown in recent years since many characteristics, such as non-volatility, low latency, and high reliability, meet the requirements for various types of storage devices. However, the unique characteristic of NAND flash memories (NFMs), erase-before-write, causes problems for NFSDs from a performance perspective. Specifically, performance degradation is incurred by extra operations that serve to hide the bad characteristics of NFMs. In order to resolve this problem, many attractive methods have been proposed. Various algorithms for flash translation layers (FTLs) are representative methods that provide space redundancy to NFSDs for better performance. However, the amount of space redundancy is limited by the capacity of NFMs and thus, space redundancy is still insufficient for improving the performance of NFSDs. Consequently, a new type of redundancy, termed temporal redundancy, has recently been introduced for NFSDs. More precisely, the idleness of NFSDs is exploited so as to precede extra operations for NFSDs while minimizing the overhead of extra operations. In this paper, we propose an adaptive time-out method based on the Hidden-Markov Model (HMM) to efficiently utilize idle periods. In addition, we also suggest a simple scheduling scheme for extra operations that can be customized for general FTLs. The experimental results demonstrate that the proposed method yields performance improvements in terms of average write latency and peak latency, 74{\%} and 76{\%} better than the existing method, respectively, and approaching within average 9{\%} and 5{\%} of the optimal case, respectively.",
author = "Park, {Sang Hoon} and Kim, {Dong Gun} and Kwanhu Bang and Lee, {Hyuk Jun} and Sungjoo Yoo and Eui-Young Chung",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/TC.2012.281",
language = "English",
volume = "63",
pages = "1085--1096",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "5",

}

An adaptive idle-time exploiting method for low latency NAND flash-based storage devices. / Park, Sang Hoon; Kim, Dong Gun; Bang, Kwanhu; Lee, Hyuk Jun; Yoo, Sungjoo; Chung, Eui-Young.

In: IEEE Transactions on Computers, Vol. 63, No. 5, 6363445, 01.01.2014, p. 1085-1096.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An adaptive idle-time exploiting method for low latency NAND flash-based storage devices

AU - Park, Sang Hoon

AU - Kim, Dong Gun

AU - Bang, Kwanhu

AU - Lee, Hyuk Jun

AU - Yoo, Sungjoo

AU - Chung, Eui-Young

PY - 2014/1/1

Y1 - 2014/1/1

N2 - The market share of NAND flash-based storage devices (NFSDs) has rapidly grown in recent years since many characteristics, such as non-volatility, low latency, and high reliability, meet the requirements for various types of storage devices. However, the unique characteristic of NAND flash memories (NFMs), erase-before-write, causes problems for NFSDs from a performance perspective. Specifically, performance degradation is incurred by extra operations that serve to hide the bad characteristics of NFMs. In order to resolve this problem, many attractive methods have been proposed. Various algorithms for flash translation layers (FTLs) are representative methods that provide space redundancy to NFSDs for better performance. However, the amount of space redundancy is limited by the capacity of NFMs and thus, space redundancy is still insufficient for improving the performance of NFSDs. Consequently, a new type of redundancy, termed temporal redundancy, has recently been introduced for NFSDs. More precisely, the idleness of NFSDs is exploited so as to precede extra operations for NFSDs while minimizing the overhead of extra operations. In this paper, we propose an adaptive time-out method based on the Hidden-Markov Model (HMM) to efficiently utilize idle periods. In addition, we also suggest a simple scheduling scheme for extra operations that can be customized for general FTLs. The experimental results demonstrate that the proposed method yields performance improvements in terms of average write latency and peak latency, 74% and 76% better than the existing method, respectively, and approaching within average 9% and 5% of the optimal case, respectively.

AB - The market share of NAND flash-based storage devices (NFSDs) has rapidly grown in recent years since many characteristics, such as non-volatility, low latency, and high reliability, meet the requirements for various types of storage devices. However, the unique characteristic of NAND flash memories (NFMs), erase-before-write, causes problems for NFSDs from a performance perspective. Specifically, performance degradation is incurred by extra operations that serve to hide the bad characteristics of NFMs. In order to resolve this problem, many attractive methods have been proposed. Various algorithms for flash translation layers (FTLs) are representative methods that provide space redundancy to NFSDs for better performance. However, the amount of space redundancy is limited by the capacity of NFMs and thus, space redundancy is still insufficient for improving the performance of NFSDs. Consequently, a new type of redundancy, termed temporal redundancy, has recently been introduced for NFSDs. More precisely, the idleness of NFSDs is exploited so as to precede extra operations for NFSDs while minimizing the overhead of extra operations. In this paper, we propose an adaptive time-out method based on the Hidden-Markov Model (HMM) to efficiently utilize idle periods. In addition, we also suggest a simple scheduling scheme for extra operations that can be customized for general FTLs. The experimental results demonstrate that the proposed method yields performance improvements in terms of average write latency and peak latency, 74% and 76% better than the existing method, respectively, and approaching within average 9% and 5% of the optimal case, respectively.

UR - http://www.scopus.com/inward/record.url?scp=84901053068&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84901053068&partnerID=8YFLogxK

U2 - 10.1109/TC.2012.281

DO - 10.1109/TC.2012.281

M3 - Article

VL - 63

SP - 1085

EP - 1096

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 5

M1 - 6363445

ER -