An adaptive multi-module cache with hardware prefetching mechanism for multimedia applications

J. H. Lee, G. H. Park, Shin-Dug Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This research is to design a high performance cache structure with a hardware prefetching mechanism that is applicable to embedded multimedia processors. Our cache organization and operational mechanism are especially designed to maximize temporal locality and spatial locality, selectively and adaptively. The overhead of prefetching operation is shown to be a negligible factor. Also the accuracy of the prefetch operation is over 97% of the total number of prefetches generated. Simulation shows that the average memory access time of the proposed cache is equal to that of a conventional direct-mapped cache with eight times as much space. In addition, the simulations show that our cache achieves better performance than a 2-way or 4-way set associative cache with four or twice as much space respectively. And also, compared with a victim cache with 32-byte block size, the average miss ratio can be reduced by over twice for multimedia applications. We have also shown that power consumption in the AMMC is around 10% ∼ 60% lower than these various cache systems.

Original languageEnglish
Title of host publicationProceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003
EditorsAndrea Clematis
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages109-116
Number of pages8
ISBN (Electronic)0769518753, 9780769518756
DOIs
Publication statusPublished - 2003 Jan 1
Event11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003 - Genova, Italy
Duration: 2003 Feb 52003 Feb 7

Publication series

NameProceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003

Other

Other11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003
CountryItaly
CityGenova
Period03/2/503/2/7

Fingerprint

Electric power utilization
Hardware
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Computational Theory and Mathematics
  • Computer Networks and Communications
  • Hardware and Architecture

Cite this

Lee, J. H., Park, G. H., & Kim, S-D. (2003). An adaptive multi-module cache with hardware prefetching mechanism for multimedia applications. In A. Clematis (Ed.), Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003 (pp. 109-116). [1183574] (Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EMPDP.2003.1183574
Lee, J. H. ; Park, G. H. ; Kim, Shin-Dug. / An adaptive multi-module cache with hardware prefetching mechanism for multimedia applications. Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003. editor / Andrea Clematis. Institute of Electrical and Electronics Engineers Inc., 2003. pp. 109-116 (Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003).
@inproceedings{c50b128350204c5ca472026b10831677,
title = "An adaptive multi-module cache with hardware prefetching mechanism for multimedia applications",
abstract = "This research is to design a high performance cache structure with a hardware prefetching mechanism that is applicable to embedded multimedia processors. Our cache organization and operational mechanism are especially designed to maximize temporal locality and spatial locality, selectively and adaptively. The overhead of prefetching operation is shown to be a negligible factor. Also the accuracy of the prefetch operation is over 97{\%} of the total number of prefetches generated. Simulation shows that the average memory access time of the proposed cache is equal to that of a conventional direct-mapped cache with eight times as much space. In addition, the simulations show that our cache achieves better performance than a 2-way or 4-way set associative cache with four or twice as much space respectively. And also, compared with a victim cache with 32-byte block size, the average miss ratio can be reduced by over twice for multimedia applications. We have also shown that power consumption in the AMMC is around 10{\%} ∼ 60{\%} lower than these various cache systems.",
author = "Lee, {J. H.} and Park, {G. H.} and Shin-Dug Kim",
year = "2003",
month = "1",
day = "1",
doi = "10.1109/EMPDP.2003.1183574",
language = "English",
series = "Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "109--116",
editor = "Andrea Clematis",
booktitle = "Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003",
address = "United States",

}

Lee, JH, Park, GH & Kim, S-D 2003, An adaptive multi-module cache with hardware prefetching mechanism for multimedia applications. in A Clematis (ed.), Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003., 1183574, Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003, Institute of Electrical and Electronics Engineers Inc., pp. 109-116, 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003, Genova, Italy, 03/2/5. https://doi.org/10.1109/EMPDP.2003.1183574

An adaptive multi-module cache with hardware prefetching mechanism for multimedia applications. / Lee, J. H.; Park, G. H.; Kim, Shin-Dug.

Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003. ed. / Andrea Clematis. Institute of Electrical and Electronics Engineers Inc., 2003. p. 109-116 1183574 (Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - An adaptive multi-module cache with hardware prefetching mechanism for multimedia applications

AU - Lee, J. H.

AU - Park, G. H.

AU - Kim, Shin-Dug

PY - 2003/1/1

Y1 - 2003/1/1

N2 - This research is to design a high performance cache structure with a hardware prefetching mechanism that is applicable to embedded multimedia processors. Our cache organization and operational mechanism are especially designed to maximize temporal locality and spatial locality, selectively and adaptively. The overhead of prefetching operation is shown to be a negligible factor. Also the accuracy of the prefetch operation is over 97% of the total number of prefetches generated. Simulation shows that the average memory access time of the proposed cache is equal to that of a conventional direct-mapped cache with eight times as much space. In addition, the simulations show that our cache achieves better performance than a 2-way or 4-way set associative cache with four or twice as much space respectively. And also, compared with a victim cache with 32-byte block size, the average miss ratio can be reduced by over twice for multimedia applications. We have also shown that power consumption in the AMMC is around 10% ∼ 60% lower than these various cache systems.

AB - This research is to design a high performance cache structure with a hardware prefetching mechanism that is applicable to embedded multimedia processors. Our cache organization and operational mechanism are especially designed to maximize temporal locality and spatial locality, selectively and adaptively. The overhead of prefetching operation is shown to be a negligible factor. Also the accuracy of the prefetch operation is over 97% of the total number of prefetches generated. Simulation shows that the average memory access time of the proposed cache is equal to that of a conventional direct-mapped cache with eight times as much space. In addition, the simulations show that our cache achieves better performance than a 2-way or 4-way set associative cache with four or twice as much space respectively. And also, compared with a victim cache with 32-byte block size, the average miss ratio can be reduced by over twice for multimedia applications. We have also shown that power consumption in the AMMC is around 10% ∼ 60% lower than these various cache systems.

UR - http://www.scopus.com/inward/record.url?scp=84947925219&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84947925219&partnerID=8YFLogxK

U2 - 10.1109/EMPDP.2003.1183574

DO - 10.1109/EMPDP.2003.1183574

M3 - Conference contribution

T3 - Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003

SP - 109

EP - 116

BT - Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003

A2 - Clematis, Andrea

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Lee JH, Park GH, Kim S-D. An adaptive multi-module cache with hardware prefetching mechanism for multimedia applications. In Clematis A, editor, Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003. Institute of Electrical and Electronics Engineers Inc. 2003. p. 109-116. 1183574. (Proceedings - 11th Euromicro Conference on Parallel, Distributed and Network-Based Processing, Euro-PDP 2003). https://doi.org/10.1109/EMPDP.2003.1183574