An effective interfacing adapter for PRAM based main memory via flexible management DRAM buffer

Mei Ying Bian, Su Kyung Yoon, Shin-Dug Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

An interfacing adapter is required between cache layer and PRAM based main memory to cover the shortcomings of PRAM. Thus this research is to design a flexible DRAM buffer (FDB) structure, which can improves performance by prefetch candidate data into FDB to reduce the miss penalty, and extends PRAM lifetime by filtering a large portion of write back data upon eviction from last level cache. Our results show that FDB can effectively minimize the access latency to achieve similar performance to the case of DRAM main memory and reduce a certain degree of write count to PRAM, thus limited endurance can get some respite thereby, typically extend their life expectancy.

Original languageEnglish
Title of host publicationIT Convergence and Security 2012
Pages1237-1242
Number of pages6
DOIs
Publication statusPublished - 2013 Feb 26
EventInternational Conference on IT Convergence and Security, ICITCS 2012 - Pyeong Chang, Korea, Republic of
Duration: 2012 Dec 52012 Dec 7

Publication series

NameLecture Notes in Electrical Engineering
Volume215 LNEE
ISSN (Print)1876-1100
ISSN (Electronic)1876-1119

Other

OtherInternational Conference on IT Convergence and Security, ICITCS 2012
CountryKorea, Republic of
CityPyeong Chang
Period12/12/512/12/7

Fingerprint

Dynamic random access storage
Data storage equipment
Durability

All Science Journal Classification (ASJC) codes

  • Industrial and Manufacturing Engineering

Cite this

Bian, M. Y., Yoon, S. K., & Kim, S-D. (2013). An effective interfacing adapter for PRAM based main memory via flexible management DRAM buffer. In IT Convergence and Security 2012 (pp. 1237-1242). (Lecture Notes in Electrical Engineering; Vol. 215 LNEE). https://doi.org/10.1007/978-94-007-5860-5_148
Bian, Mei Ying ; Yoon, Su Kyung ; Kim, Shin-Dug. / An effective interfacing adapter for PRAM based main memory via flexible management DRAM buffer. IT Convergence and Security 2012. 2013. pp. 1237-1242 (Lecture Notes in Electrical Engineering).
@inproceedings{3a57e4b01c79479495b01951d2b42bea,
title = "An effective interfacing adapter for PRAM based main memory via flexible management DRAM buffer",
abstract = "An interfacing adapter is required between cache layer and PRAM based main memory to cover the shortcomings of PRAM. Thus this research is to design a flexible DRAM buffer (FDB) structure, which can improves performance by prefetch candidate data into FDB to reduce the miss penalty, and extends PRAM lifetime by filtering a large portion of write back data upon eviction from last level cache. Our results show that FDB can effectively minimize the access latency to achieve similar performance to the case of DRAM main memory and reduce a certain degree of write count to PRAM, thus limited endurance can get some respite thereby, typically extend their life expectancy.",
author = "Bian, {Mei Ying} and Yoon, {Su Kyung} and Shin-Dug Kim",
year = "2013",
month = "2",
day = "26",
doi = "10.1007/978-94-007-5860-5_148",
language = "English",
isbn = "9789400758599",
series = "Lecture Notes in Electrical Engineering",
pages = "1237--1242",
booktitle = "IT Convergence and Security 2012",

}

Bian, MY, Yoon, SK & Kim, S-D 2013, An effective interfacing adapter for PRAM based main memory via flexible management DRAM buffer. in IT Convergence and Security 2012. Lecture Notes in Electrical Engineering, vol. 215 LNEE, pp. 1237-1242, International Conference on IT Convergence and Security, ICITCS 2012, Pyeong Chang, Korea, Republic of, 12/12/5. https://doi.org/10.1007/978-94-007-5860-5_148

An effective interfacing adapter for PRAM based main memory via flexible management DRAM buffer. / Bian, Mei Ying; Yoon, Su Kyung; Kim, Shin-Dug.

IT Convergence and Security 2012. 2013. p. 1237-1242 (Lecture Notes in Electrical Engineering; Vol. 215 LNEE).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - An effective interfacing adapter for PRAM based main memory via flexible management DRAM buffer

AU - Bian, Mei Ying

AU - Yoon, Su Kyung

AU - Kim, Shin-Dug

PY - 2013/2/26

Y1 - 2013/2/26

N2 - An interfacing adapter is required between cache layer and PRAM based main memory to cover the shortcomings of PRAM. Thus this research is to design a flexible DRAM buffer (FDB) structure, which can improves performance by prefetch candidate data into FDB to reduce the miss penalty, and extends PRAM lifetime by filtering a large portion of write back data upon eviction from last level cache. Our results show that FDB can effectively minimize the access latency to achieve similar performance to the case of DRAM main memory and reduce a certain degree of write count to PRAM, thus limited endurance can get some respite thereby, typically extend their life expectancy.

AB - An interfacing adapter is required between cache layer and PRAM based main memory to cover the shortcomings of PRAM. Thus this research is to design a flexible DRAM buffer (FDB) structure, which can improves performance by prefetch candidate data into FDB to reduce the miss penalty, and extends PRAM lifetime by filtering a large portion of write back data upon eviction from last level cache. Our results show that FDB can effectively minimize the access latency to achieve similar performance to the case of DRAM main memory and reduce a certain degree of write count to PRAM, thus limited endurance can get some respite thereby, typically extend their life expectancy.

UR - http://www.scopus.com/inward/record.url?scp=84874136014&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874136014&partnerID=8YFLogxK

U2 - 10.1007/978-94-007-5860-5_148

DO - 10.1007/978-94-007-5860-5_148

M3 - Conference contribution

AN - SCOPUS:84874136014

SN - 9789400758599

T3 - Lecture Notes in Electrical Engineering

SP - 1237

EP - 1242

BT - IT Convergence and Security 2012

ER -

Bian MY, Yoon SK, Kim S-D. An effective interfacing adapter for PRAM based main memory via flexible management DRAM buffer. In IT Convergence and Security 2012. 2013. p. 1237-1242. (Lecture Notes in Electrical Engineering). https://doi.org/10.1007/978-94-007-5860-5_148