An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors

Woo Chan Park, Kil Whan Lee, Il San Kim, Tack Don Han, Sung Bong Yang

Research output: Contribution to journalArticle

19 Citations (Scopus)

Abstract

As a 3D scene becomes increasingly complex and the screen resolution increases, the design of an effective memory architecture is one of the most important issues for 3D rendering processors. We propose a pixel rasterization architecture that performs the depth test twice, before and after texture mapping. The proposed architecture eliminates memory bandwidth waste due to fetching unnecessary obscured texture data by performing the depth test before texture mapping. It also reduces the miss penalties of the pixel cache by using a prefetch scheme - that is, a frame memory access, due to a cache miss at the first depth test, is done simultaneously with texture mapping. We have built a trace-driven simulator for the proposed architecture. To validate the proposed architecture, the results of various simulations are provided. The proposed pixel rasterization architecture achieves memory bandwidth effectiveness and reduces power consumption while producing high-performance gains.

Original languageEnglish
Pages (from-to)1501-1508
Number of pages8
JournalIEEE Transactions on Computers
Volume52
Issue number11
DOIs
Publication statusPublished - 2003 Nov 1

Fingerprint

Memory architecture
Rendering
Pipelines
Textures
Pixel
Pixels
Texture Mapping
Bandwidth
Cache
Electric power utilization
Simulators
Data storage equipment
Power Consumption
Penalty
Rendering (computer graphics)
Rasterization
Architecture
Texture
Simulator
Eliminate

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

@article{ce76de597c5441b7b6a5502d934dedf7,
title = "An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors",
abstract = "As a 3D scene becomes increasingly complex and the screen resolution increases, the design of an effective memory architecture is one of the most important issues for 3D rendering processors. We propose a pixel rasterization architecture that performs the depth test twice, before and after texture mapping. The proposed architecture eliminates memory bandwidth waste due to fetching unnecessary obscured texture data by performing the depth test before texture mapping. It also reduces the miss penalties of the pixel cache by using a prefetch scheme - that is, a frame memory access, due to a cache miss at the first depth test, is done simultaneously with texture mapping. We have built a trace-driven simulator for the proposed architecture. To validate the proposed architecture, the results of various simulations are provided. The proposed pixel rasterization architecture achieves memory bandwidth effectiveness and reduces power consumption while producing high-performance gains.",
author = "Park, {Woo Chan} and Lee, {Kil Whan} and Kim, {Il San} and Han, {Tack Don} and Yang, {Sung Bong}",
year = "2003",
month = "11",
day = "1",
doi = "10.1109/TC.2003.1244948",
language = "English",
volume = "52",
pages = "1501--1508",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "11",

}

An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors. / Park, Woo Chan; Lee, Kil Whan; Kim, Il San; Han, Tack Don; Yang, Sung Bong.

In: IEEE Transactions on Computers, Vol. 52, No. 11, 01.11.2003, p. 1501-1508.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors

AU - Park, Woo Chan

AU - Lee, Kil Whan

AU - Kim, Il San

AU - Han, Tack Don

AU - Yang, Sung Bong

PY - 2003/11/1

Y1 - 2003/11/1

N2 - As a 3D scene becomes increasingly complex and the screen resolution increases, the design of an effective memory architecture is one of the most important issues for 3D rendering processors. We propose a pixel rasterization architecture that performs the depth test twice, before and after texture mapping. The proposed architecture eliminates memory bandwidth waste due to fetching unnecessary obscured texture data by performing the depth test before texture mapping. It also reduces the miss penalties of the pixel cache by using a prefetch scheme - that is, a frame memory access, due to a cache miss at the first depth test, is done simultaneously with texture mapping. We have built a trace-driven simulator for the proposed architecture. To validate the proposed architecture, the results of various simulations are provided. The proposed pixel rasterization architecture achieves memory bandwidth effectiveness and reduces power consumption while producing high-performance gains.

AB - As a 3D scene becomes increasingly complex and the screen resolution increases, the design of an effective memory architecture is one of the most important issues for 3D rendering processors. We propose a pixel rasterization architecture that performs the depth test twice, before and after texture mapping. The proposed architecture eliminates memory bandwidth waste due to fetching unnecessary obscured texture data by performing the depth test before texture mapping. It also reduces the miss penalties of the pixel cache by using a prefetch scheme - that is, a frame memory access, due to a cache miss at the first depth test, is done simultaneously with texture mapping. We have built a trace-driven simulator for the proposed architecture. To validate the proposed architecture, the results of various simulations are provided. The proposed pixel rasterization architecture achieves memory bandwidth effectiveness and reduces power consumption while producing high-performance gains.

UR - http://www.scopus.com/inward/record.url?scp=0242578130&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0242578130&partnerID=8YFLogxK

U2 - 10.1109/TC.2003.1244948

DO - 10.1109/TC.2003.1244948

M3 - Article

AN - SCOPUS:0242578130

VL - 52

SP - 1501

EP - 1508

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 11

ER -