An effective pre-store/pre-load method exploiting intra-request idle time of NAND flash-based storage devices

Jin Young Kim, Tae Hee You, Hyeokjun Seo, Sungroh Yoon, Jean Luc Gaudiot, Eui-Young Chung

Research output: Contribution to journalArticle

Abstract

NAND flash-based storage devices (NFSDs) are widely employed owing to their superior characteristics when compared to hard disk drives. However, NAND flash memory (NFM) still exhibits drawbacks, such as a limited lifetime and an erase-before-write requirement. Along with effective software management, the implementation of a cache buffer is one of the most common solutions to overcome these limitations. However, the read/write performance becomes saturated primarily because the eviction overhead caused by limited DRAM capacity significantly impacts overall NFSD performance. This paper therefore proposes a method that hides the eviction overhead and overcomes the saturation of the read/write performance. The proposed method exploits the new intra-request idle time (IRIT) in NFSD and employs a new data management scheme. In addition, the new pre-store eviction scheme stores dirty page data in the cache to NFMs in advance. This reduces the eviction overhead by maintaining a sufficient number of clean pages in the cache. Further, the new pre-load insertion scheme improves the read performance by frequently loading data that needs to be read into the cache in advance. Unlike previous methods with large migration overhead, our scheme does not cause any eviction/insertion overhead because it actually exploits the IRIT to its advantage. We verified the effectiveness of our method, by integrating it into two cache management strategies which were then compared. Our proposed method reduced read latency by 43% in read-intensive traces, reduced write latency by 40% in write-intensive traces, and reduced read/write latency by 21% and 20%, respectively, on average compared to NFSD with a conventional write cache buffer.

Original languageEnglish
Pages (from-to)222-236
Number of pages15
JournalMicroprocessors and Microsystems
Volume50
DOIs
Publication statusPublished - 2017 May 1

Fingerprint

Flash memory
Dynamic random access storage
Hard disk storage
Information management

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Computer Networks and Communications
  • Artificial Intelligence

Cite this

Kim, Jin Young ; You, Tae Hee ; Seo, Hyeokjun ; Yoon, Sungroh ; Gaudiot, Jean Luc ; Chung, Eui-Young. / An effective pre-store/pre-load method exploiting intra-request idle time of NAND flash-based storage devices. In: Microprocessors and Microsystems. 2017 ; Vol. 50. pp. 222-236.
@article{2676e66396fd47f7a3456efc9d625793,
title = "An effective pre-store/pre-load method exploiting intra-request idle time of NAND flash-based storage devices",
abstract = "NAND flash-based storage devices (NFSDs) are widely employed owing to their superior characteristics when compared to hard disk drives. However, NAND flash memory (NFM) still exhibits drawbacks, such as a limited lifetime and an erase-before-write requirement. Along with effective software management, the implementation of a cache buffer is one of the most common solutions to overcome these limitations. However, the read/write performance becomes saturated primarily because the eviction overhead caused by limited DRAM capacity significantly impacts overall NFSD performance. This paper therefore proposes a method that hides the eviction overhead and overcomes the saturation of the read/write performance. The proposed method exploits the new intra-request idle time (IRIT) in NFSD and employs a new data management scheme. In addition, the new pre-store eviction scheme stores dirty page data in the cache to NFMs in advance. This reduces the eviction overhead by maintaining a sufficient number of clean pages in the cache. Further, the new pre-load insertion scheme improves the read performance by frequently loading data that needs to be read into the cache in advance. Unlike previous methods with large migration overhead, our scheme does not cause any eviction/insertion overhead because it actually exploits the IRIT to its advantage. We verified the effectiveness of our method, by integrating it into two cache management strategies which were then compared. Our proposed method reduced read latency by 43{\%} in read-intensive traces, reduced write latency by 40{\%} in write-intensive traces, and reduced read/write latency by 21{\%} and 20{\%}, respectively, on average compared to NFSD with a conventional write cache buffer.",
author = "Kim, {Jin Young} and You, {Tae Hee} and Hyeokjun Seo and Sungroh Yoon and Gaudiot, {Jean Luc} and Eui-Young Chung",
year = "2017",
month = "5",
day = "1",
doi = "10.1016/j.micpro.2017.03.007",
language = "English",
volume = "50",
pages = "222--236",
journal = "Microprocessors and Microsystems",
issn = "0141-9331",
publisher = "Elsevier",

}

An effective pre-store/pre-load method exploiting intra-request idle time of NAND flash-based storage devices. / Kim, Jin Young; You, Tae Hee; Seo, Hyeokjun; Yoon, Sungroh; Gaudiot, Jean Luc; Chung, Eui-Young.

In: Microprocessors and Microsystems, Vol. 50, 01.05.2017, p. 222-236.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An effective pre-store/pre-load method exploiting intra-request idle time of NAND flash-based storage devices

AU - Kim, Jin Young

AU - You, Tae Hee

AU - Seo, Hyeokjun

AU - Yoon, Sungroh

AU - Gaudiot, Jean Luc

AU - Chung, Eui-Young

PY - 2017/5/1

Y1 - 2017/5/1

N2 - NAND flash-based storage devices (NFSDs) are widely employed owing to their superior characteristics when compared to hard disk drives. However, NAND flash memory (NFM) still exhibits drawbacks, such as a limited lifetime and an erase-before-write requirement. Along with effective software management, the implementation of a cache buffer is one of the most common solutions to overcome these limitations. However, the read/write performance becomes saturated primarily because the eviction overhead caused by limited DRAM capacity significantly impacts overall NFSD performance. This paper therefore proposes a method that hides the eviction overhead and overcomes the saturation of the read/write performance. The proposed method exploits the new intra-request idle time (IRIT) in NFSD and employs a new data management scheme. In addition, the new pre-store eviction scheme stores dirty page data in the cache to NFMs in advance. This reduces the eviction overhead by maintaining a sufficient number of clean pages in the cache. Further, the new pre-load insertion scheme improves the read performance by frequently loading data that needs to be read into the cache in advance. Unlike previous methods with large migration overhead, our scheme does not cause any eviction/insertion overhead because it actually exploits the IRIT to its advantage. We verified the effectiveness of our method, by integrating it into two cache management strategies which were then compared. Our proposed method reduced read latency by 43% in read-intensive traces, reduced write latency by 40% in write-intensive traces, and reduced read/write latency by 21% and 20%, respectively, on average compared to NFSD with a conventional write cache buffer.

AB - NAND flash-based storage devices (NFSDs) are widely employed owing to their superior characteristics when compared to hard disk drives. However, NAND flash memory (NFM) still exhibits drawbacks, such as a limited lifetime and an erase-before-write requirement. Along with effective software management, the implementation of a cache buffer is one of the most common solutions to overcome these limitations. However, the read/write performance becomes saturated primarily because the eviction overhead caused by limited DRAM capacity significantly impacts overall NFSD performance. This paper therefore proposes a method that hides the eviction overhead and overcomes the saturation of the read/write performance. The proposed method exploits the new intra-request idle time (IRIT) in NFSD and employs a new data management scheme. In addition, the new pre-store eviction scheme stores dirty page data in the cache to NFMs in advance. This reduces the eviction overhead by maintaining a sufficient number of clean pages in the cache. Further, the new pre-load insertion scheme improves the read performance by frequently loading data that needs to be read into the cache in advance. Unlike previous methods with large migration overhead, our scheme does not cause any eviction/insertion overhead because it actually exploits the IRIT to its advantage. We verified the effectiveness of our method, by integrating it into two cache management strategies which were then compared. Our proposed method reduced read latency by 43% in read-intensive traces, reduced write latency by 40% in write-intensive traces, and reduced read/write latency by 21% and 20%, respectively, on average compared to NFSD with a conventional write cache buffer.

UR - http://www.scopus.com/inward/record.url?scp=85019751926&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85019751926&partnerID=8YFLogxK

U2 - 10.1016/j.micpro.2017.03.007

DO - 10.1016/j.micpro.2017.03.007

M3 - Article

VL - 50

SP - 222

EP - 236

JO - Microprocessors and Microsystems

JF - Microprocessors and Microsystems

SN - 0141-9331

ER -