An efficient DRAM converter for non-volatile based main memory

The new memory technologies having the characteristic of non-volatile such as Phase-change RAM (PRAM), Ferroelectric RAM (FRAM), Magnetic RAM (MRAM) and Resistive RAM (RRAM) that can be replaced the DRAM as main memory have been emerged. Among these memories, PRAM is especially the most promising alternative for DRAM as main memory because of its high density and low power consumption. On the other hand, the slower latency by comparison with DRAM and endurance are caused to reduce performance. In order to exploit these degradations of performance, we propose a hybrid memory system consisting of PRAM and DRAM as a converter. The DRAM converter is comprised of an aggressive streaming buffer to assure better use of spatial locality and an adaptive filtering buffer for better use of temporal locality. Our architecture is designed to enhance the long latency as well as low endurance of PRAM. The proposed structure is implemented by a trace-driven simulator and experimented by using SPEC 2006 traces. Our experimental results indicate that it is able to achieve reducing access count by about 65 %, compared with only PRAM-based main memory system. According to this result, our proposed memory architecture can be used to substitute for the current DRAM main memory system.