TY - GEN
T1 - An efficient scan chain diagnosis method using a new symbolic simulation
AU - Sunghoon, Chun
AU - Yongjoon, Kim
AU - Taejin, Kim
AU - Sungho, Kang
PY - 2008
Y1 - 2008
N2 - Locating the scan chain faults is very important for dedicated IC manufacturers to guide the failure analysis process for yield improvement. In this paper, we propose a new symbolic simulation based scan chain diagnosis method to solve the scan chain diagnosis resolution problem as well as the multiple faults problem. The proposed method uses a new symbolic simulation with the faulty probabilities of a set of candidate faulty scan cells in a bounded range and to analyze the effects caused by faulty scan cells in good scan chains. In addition, we use the faulty information in good scan chains that are not contaminated by the faults while unloading scan out responses. In addition, a new score matching method is proposed to effectively handle multiple faults and to improve the diagnostic resolution by ranking the candidate scan cells in the candidate list. Experimental results demonstrate the effectiveness of the proposed method.
AB - Locating the scan chain faults is very important for dedicated IC manufacturers to guide the failure analysis process for yield improvement. In this paper, we propose a new symbolic simulation based scan chain diagnosis method to solve the scan chain diagnosis resolution problem as well as the multiple faults problem. The proposed method uses a new symbolic simulation with the faulty probabilities of a set of candidate faulty scan cells in a bounded range and to analyze the effects caused by faulty scan cells in good scan chains. In addition, we use the faulty information in good scan chains that are not contaminated by the faults while unloading scan out responses. In addition, a new score matching method is proposed to effectively handle multiple faults and to improve the diagnostic resolution by ranking the candidate scan cells in the candidate list. Experimental results demonstrate the effectiveness of the proposed method.
UR - http://www.scopus.com/inward/record.url?scp=51449084038&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=51449084038&partnerID=8YFLogxK
U2 - 10.1109/VTS.2008.61
DO - 10.1109/VTS.2008.61
M3 - Conference contribution
AN - SCOPUS:51449084038
SN - 9780769531236
T3 - Proceedings of the IEEE VLSI Test Symposium
SP - 73
EP - 78
BT - Proceedings - 26th IEEE VLSI Test Symposium, VTS08
T2 - 26th IEEE VLSI Test Symposium, VTS08
Y2 - 27 April 2008 through 1 May 2008
ER -