An energy efficient cache memory architecture for embedded systems

Jung Wook Park, Cheong Ghil Kim, Jung Hoon Lee, Shin Dug Kim

Research output: Contribution to conferencePaper

5 Citations (Scopus)

Abstract

This paper proposes a modified two-way set associative cache for embedded systems to reduce the energy consumption. For this goal, the proposed cache, called SSA (selective-way-access skewed associative) cache, equips with a way-selecting mechanism controlled by skewing function and small table lookup, which also has the reconfigurable ability to be converted to one direct mapped cache on a specific application. The skewing mechanism including differentiated mapping function for each cache set, and specialized replacement policy enables the perfect speculation in way-selection and decreases conflict misses. Consequently, the proposed cache effectively achieves the energy reduction without any performance degradation. Additional delay of a small table look-up for the way selection can be hidden partly and multiplexer delay in critical path can be removed totally, such that overall cache access time becomes almost same as that of conventional set associative cache. The simulation result shows that the proposed cache structure reduces energy consumption up to 30∼55% over conventional set associative cache and up to 25∼30% over previous way-prediction caches. Furthermore, the software controlled reconfigurable architecture brings flexibility with the proposed cache to operate as direct mapped cache or way selecting cache based on given application adaptively.

Original languageEnglish
Pages884-890
Number of pages7
Publication statusPublished - 2004 May 28
EventApplied Computing 2004 - Proceedings of the 2004 ACM Symposium on Applied Computing - Nicosia, Cyprus
Duration: 2004 Mar 142004 Mar 17

Other

OtherApplied Computing 2004 - Proceedings of the 2004 ACM Symposium on Applied Computing
CountryCyprus
CityNicosia
Period04/3/1404/3/17

Fingerprint

Cache memory
Memory architecture
Embedded systems
Energy utilization
Reconfigurable architectures
Table lookup
Degradation

All Science Journal Classification (ASJC) codes

  • Software

Cite this

Park, J. W., Kim, C. G., Lee, J. H., & Kim, S. D. (2004). An energy efficient cache memory architecture for embedded systems. 884-890. Paper presented at Applied Computing 2004 - Proceedings of the 2004 ACM Symposium on Applied Computing, Nicosia, Cyprus.
Park, Jung Wook ; Kim, Cheong Ghil ; Lee, Jung Hoon ; Kim, Shin Dug. / An energy efficient cache memory architecture for embedded systems. Paper presented at Applied Computing 2004 - Proceedings of the 2004 ACM Symposium on Applied Computing, Nicosia, Cyprus.7 p.
@conference{90fa9386978e4355b6656325c3af715d,
title = "An energy efficient cache memory architecture for embedded systems",
abstract = "This paper proposes a modified two-way set associative cache for embedded systems to reduce the energy consumption. For this goal, the proposed cache, called SSA (selective-way-access skewed associative) cache, equips with a way-selecting mechanism controlled by skewing function and small table lookup, which also has the reconfigurable ability to be converted to one direct mapped cache on a specific application. The skewing mechanism including differentiated mapping function for each cache set, and specialized replacement policy enables the perfect speculation in way-selection and decreases conflict misses. Consequently, the proposed cache effectively achieves the energy reduction without any performance degradation. Additional delay of a small table look-up for the way selection can be hidden partly and multiplexer delay in critical path can be removed totally, such that overall cache access time becomes almost same as that of conventional set associative cache. The simulation result shows that the proposed cache structure reduces energy consumption up to 30∼55{\%} over conventional set associative cache and up to 25∼30{\%} over previous way-prediction caches. Furthermore, the software controlled reconfigurable architecture brings flexibility with the proposed cache to operate as direct mapped cache or way selecting cache based on given application adaptively.",
author = "Park, {Jung Wook} and Kim, {Cheong Ghil} and Lee, {Jung Hoon} and Kim, {Shin Dug}",
year = "2004",
month = "5",
day = "28",
language = "English",
pages = "884--890",
note = "Applied Computing 2004 - Proceedings of the 2004 ACM Symposium on Applied Computing ; Conference date: 14-03-2004 Through 17-03-2004",

}

Park, JW, Kim, CG, Lee, JH & Kim, SD 2004, 'An energy efficient cache memory architecture for embedded systems', Paper presented at Applied Computing 2004 - Proceedings of the 2004 ACM Symposium on Applied Computing, Nicosia, Cyprus, 04/3/14 - 04/3/17 pp. 884-890.

An energy efficient cache memory architecture for embedded systems. / Park, Jung Wook; Kim, Cheong Ghil; Lee, Jung Hoon; Kim, Shin Dug.

2004. 884-890 Paper presented at Applied Computing 2004 - Proceedings of the 2004 ACM Symposium on Applied Computing, Nicosia, Cyprus.

Research output: Contribution to conferencePaper

TY - CONF

T1 - An energy efficient cache memory architecture for embedded systems

AU - Park, Jung Wook

AU - Kim, Cheong Ghil

AU - Lee, Jung Hoon

AU - Kim, Shin Dug

PY - 2004/5/28

Y1 - 2004/5/28

N2 - This paper proposes a modified two-way set associative cache for embedded systems to reduce the energy consumption. For this goal, the proposed cache, called SSA (selective-way-access skewed associative) cache, equips with a way-selecting mechanism controlled by skewing function and small table lookup, which also has the reconfigurable ability to be converted to one direct mapped cache on a specific application. The skewing mechanism including differentiated mapping function for each cache set, and specialized replacement policy enables the perfect speculation in way-selection and decreases conflict misses. Consequently, the proposed cache effectively achieves the energy reduction without any performance degradation. Additional delay of a small table look-up for the way selection can be hidden partly and multiplexer delay in critical path can be removed totally, such that overall cache access time becomes almost same as that of conventional set associative cache. The simulation result shows that the proposed cache structure reduces energy consumption up to 30∼55% over conventional set associative cache and up to 25∼30% over previous way-prediction caches. Furthermore, the software controlled reconfigurable architecture brings flexibility with the proposed cache to operate as direct mapped cache or way selecting cache based on given application adaptively.

AB - This paper proposes a modified two-way set associative cache for embedded systems to reduce the energy consumption. For this goal, the proposed cache, called SSA (selective-way-access skewed associative) cache, equips with a way-selecting mechanism controlled by skewing function and small table lookup, which also has the reconfigurable ability to be converted to one direct mapped cache on a specific application. The skewing mechanism including differentiated mapping function for each cache set, and specialized replacement policy enables the perfect speculation in way-selection and decreases conflict misses. Consequently, the proposed cache effectively achieves the energy reduction without any performance degradation. Additional delay of a small table look-up for the way selection can be hidden partly and multiplexer delay in critical path can be removed totally, such that overall cache access time becomes almost same as that of conventional set associative cache. The simulation result shows that the proposed cache structure reduces energy consumption up to 30∼55% over conventional set associative cache and up to 25∼30% over previous way-prediction caches. Furthermore, the software controlled reconfigurable architecture brings flexibility with the proposed cache to operate as direct mapped cache or way selecting cache based on given application adaptively.

UR - http://www.scopus.com/inward/record.url?scp=2442526651&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2442526651&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:2442526651

SP - 884

EP - 890

ER -

Park JW, Kim CG, Lee JH, Kim SD. An energy efficient cache memory architecture for embedded systems. 2004. Paper presented at Applied Computing 2004 - Proceedings of the 2004 ACM Symposium on Applied Computing, Nicosia, Cyprus.