An in-depth study of next generation interface for emerging non-volatile memories

Wonil Choi, Jie Zhang, Shuwen Gao, Jaesoo Lee, Myoungsoo Jung, Mahmut Kandemir

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Non-Volatile Memory Express (NVMe) is designed with the goal of unlocking the potential of low-latency, randomaccess, memory-based storage devices. Specifically, NVMe employs various rich communication and queuing mechanism that can ideally schedule four billion I/O instructions for a single storage device. To explore NVMe with assorted user scenarios, we model diverse interface-level design parameters such as PCI Express, NVMe protocol, and different rich queuing mechanisms by considering a wide spectrum of host-level system configurations. In this work, we also assemble a comprehensive memory stack with different types of emerging NVM technologies, which can give us detailed NVMe related statistics like I/O request lifespans and I/O thread-related parallelism. Our evaluation results reveal that, i) while NVMe handshaking is light-weight for flash memory that uses block-based accesses (Block NVM), it can impose tremendous overheads for memristor technology (DRAM-like NVM), ii) in contrast to the common expectation, the performance of an NVMe-equipped system may not improve in a scalable fashion as the queue depth and the number of queues increase, and iii) more- and deeperqueue systems atop a Block NVM can significantly suffer from tremendous host-side memory requirements, whereas a DRAMlike NVM can cause frequent system stalls due to NVMe's inefficient interrupt service routine.

Original languageEnglish
Title of host publication2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509041367
DOIs
Publication statusPublished - 2016 Aug 17
Event5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016 - Daegu, Korea, Republic of
Duration: 2016 Aug 172016 Aug 19

Publication series

Name2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016

Other

Other5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016
CountryKorea, Republic of
CityDaegu
Period16/8/1716/8/19

Fingerprint

Interfaces (computer)
Data storage equipment
Memristors
Flash memory
Dynamic random access storage
Statistics
Network protocols
Communication

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Cite this

Choi, W., Zhang, J., Gao, S., Lee, J., Jung, M., & Kandemir, M. (2016). An in-depth study of next generation interface for emerging non-volatile memories. In 2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016 [7547177] (2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/NVMSA.2016.7547177
Choi, Wonil ; Zhang, Jie ; Gao, Shuwen ; Lee, Jaesoo ; Jung, Myoungsoo ; Kandemir, Mahmut. / An in-depth study of next generation interface for emerging non-volatile memories. 2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016. Institute of Electrical and Electronics Engineers Inc., 2016. (2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016).
@inproceedings{0f05ae0a5e144eb0ba421c9b6397b613,
title = "An in-depth study of next generation interface for emerging non-volatile memories",
abstract = "Non-Volatile Memory Express (NVMe) is designed with the goal of unlocking the potential of low-latency, randomaccess, memory-based storage devices. Specifically, NVMe employs various rich communication and queuing mechanism that can ideally schedule four billion I/O instructions for a single storage device. To explore NVMe with assorted user scenarios, we model diverse interface-level design parameters such as PCI Express, NVMe protocol, and different rich queuing mechanisms by considering a wide spectrum of host-level system configurations. In this work, we also assemble a comprehensive memory stack with different types of emerging NVM technologies, which can give us detailed NVMe related statistics like I/O request lifespans and I/O thread-related parallelism. Our evaluation results reveal that, i) while NVMe handshaking is light-weight for flash memory that uses block-based accesses (Block NVM), it can impose tremendous overheads for memristor technology (DRAM-like NVM), ii) in contrast to the common expectation, the performance of an NVMe-equipped system may not improve in a scalable fashion as the queue depth and the number of queues increase, and iii) more- and deeperqueue systems atop a Block NVM can significantly suffer from tremendous host-side memory requirements, whereas a DRAMlike NVM can cause frequent system stalls due to NVMe's inefficient interrupt service routine.",
author = "Wonil Choi and Jie Zhang and Shuwen Gao and Jaesoo Lee and Myoungsoo Jung and Mahmut Kandemir",
year = "2016",
month = "8",
day = "17",
doi = "10.1109/NVMSA.2016.7547177",
language = "English",
series = "2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016",
address = "United States",

}

Choi, W, Zhang, J, Gao, S, Lee, J, Jung, M & Kandemir, M 2016, An in-depth study of next generation interface for emerging non-volatile memories. in 2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016., 7547177, 2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016, Institute of Electrical and Electronics Engineers Inc., 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016, Daegu, Korea, Republic of, 16/8/17. https://doi.org/10.1109/NVMSA.2016.7547177

An in-depth study of next generation interface for emerging non-volatile memories. / Choi, Wonil; Zhang, Jie; Gao, Shuwen; Lee, Jaesoo; Jung, Myoungsoo; Kandemir, Mahmut.

2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016. Institute of Electrical and Electronics Engineers Inc., 2016. 7547177 (2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - An in-depth study of next generation interface for emerging non-volatile memories

AU - Choi, Wonil

AU - Zhang, Jie

AU - Gao, Shuwen

AU - Lee, Jaesoo

AU - Jung, Myoungsoo

AU - Kandemir, Mahmut

PY - 2016/8/17

Y1 - 2016/8/17

N2 - Non-Volatile Memory Express (NVMe) is designed with the goal of unlocking the potential of low-latency, randomaccess, memory-based storage devices. Specifically, NVMe employs various rich communication and queuing mechanism that can ideally schedule four billion I/O instructions for a single storage device. To explore NVMe with assorted user scenarios, we model diverse interface-level design parameters such as PCI Express, NVMe protocol, and different rich queuing mechanisms by considering a wide spectrum of host-level system configurations. In this work, we also assemble a comprehensive memory stack with different types of emerging NVM technologies, which can give us detailed NVMe related statistics like I/O request lifespans and I/O thread-related parallelism. Our evaluation results reveal that, i) while NVMe handshaking is light-weight for flash memory that uses block-based accesses (Block NVM), it can impose tremendous overheads for memristor technology (DRAM-like NVM), ii) in contrast to the common expectation, the performance of an NVMe-equipped system may not improve in a scalable fashion as the queue depth and the number of queues increase, and iii) more- and deeperqueue systems atop a Block NVM can significantly suffer from tremendous host-side memory requirements, whereas a DRAMlike NVM can cause frequent system stalls due to NVMe's inefficient interrupt service routine.

AB - Non-Volatile Memory Express (NVMe) is designed with the goal of unlocking the potential of low-latency, randomaccess, memory-based storage devices. Specifically, NVMe employs various rich communication and queuing mechanism that can ideally schedule four billion I/O instructions for a single storage device. To explore NVMe with assorted user scenarios, we model diverse interface-level design parameters such as PCI Express, NVMe protocol, and different rich queuing mechanisms by considering a wide spectrum of host-level system configurations. In this work, we also assemble a comprehensive memory stack with different types of emerging NVM technologies, which can give us detailed NVMe related statistics like I/O request lifespans and I/O thread-related parallelism. Our evaluation results reveal that, i) while NVMe handshaking is light-weight for flash memory that uses block-based accesses (Block NVM), it can impose tremendous overheads for memristor technology (DRAM-like NVM), ii) in contrast to the common expectation, the performance of an NVMe-equipped system may not improve in a scalable fashion as the queue depth and the number of queues increase, and iii) more- and deeperqueue systems atop a Block NVM can significantly suffer from tremendous host-side memory requirements, whereas a DRAMlike NVM can cause frequent system stalls due to NVMe's inefficient interrupt service routine.

UR - http://www.scopus.com/inward/record.url?scp=84986570785&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84986570785&partnerID=8YFLogxK

U2 - 10.1109/NVMSA.2016.7547177

DO - 10.1109/NVMSA.2016.7547177

M3 - Conference contribution

AN - SCOPUS:84986570785

T3 - 2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016

BT - 2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Choi W, Zhang J, Gao S, Lee J, Jung M, Kandemir M. An in-depth study of next generation interface for emerging non-volatile memories. In 2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016. Institute of Electrical and Electronics Engineers Inc. 2016. 7547177. (2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016). https://doi.org/10.1109/NVMSA.2016.7547177