An in-order SMT architecture with static resource partitioning for consumer applications

Research output: Contribution to journalConference article

3 Citations (Scopus)

Abstract

This paper proposes a simplified simultaneous multithreading (SMT) architecture aiming at CPU cores of embedded SoCs for consumer applications. This architecture reduces the hardware cost and design complexity of the SMT architecture by adopting in-order execution within threads and static resource partitioning among threads. In our architecture, processor resources are divided into three types depending on their related pipeline stages and static partitioning is applied individually to each resource type. Each thread can perform its operation using the resource partition to which it belongs. Simulation results show that reasonable static partitioning reduces the hardware cost and design complexity of SMT processors while having little negative impact on or even improving performance, compared with full resource sharing.

Original languageEnglish
Pages (from-to)539-544
Number of pages6
JournalLecture Notes in Computer Science
Volume3320
Publication statusPublished - 2004 Dec 1

Fingerprint

Multithreading
Partitioning
Thread
Hardware
Resources
Program processors
Costs
Pipelines
Resource Sharing
Partition
Architecture
Simulation
Design

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Cite this

@article{472960321d734b7a82e31bd6956568d2,
title = "An in-order SMT architecture with static resource partitioning for consumer applications",
abstract = "This paper proposes a simplified simultaneous multithreading (SMT) architecture aiming at CPU cores of embedded SoCs for consumer applications. This architecture reduces the hardware cost and design complexity of the SMT architecture by adopting in-order execution within threads and static resource partitioning among threads. In our architecture, processor resources are divided into three types depending on their related pipeline stages and static partitioning is applied individually to each resource type. Each thread can perform its operation using the resource partition to which it belongs. Simulation results show that reasonable static partitioning reduces the hardware cost and design complexity of SMT processors while having little negative impact on or even improving performance, compared with full resource sharing.",
author = "Moon, {Byung In} and Hongil Yoon and Ilgu Yun and Sungho Kang",
year = "2004",
month = "12",
day = "1",
language = "English",
volume = "3320",
pages = "539--544",
journal = "Lecture Notes in Computer Science",
issn = "0302-9743",
publisher = "Springer Verlag",

}

An in-order SMT architecture with static resource partitioning for consumer applications. / Moon, Byung In; Yoon, Hongil; Yun, Ilgu; Kang, Sungho.

In: Lecture Notes in Computer Science, Vol. 3320, 01.12.2004, p. 539-544.

Research output: Contribution to journalConference article

TY - JOUR

T1 - An in-order SMT architecture with static resource partitioning for consumer applications

AU - Moon, Byung In

AU - Yoon, Hongil

AU - Yun, Ilgu

AU - Kang, Sungho

PY - 2004/12/1

Y1 - 2004/12/1

N2 - This paper proposes a simplified simultaneous multithreading (SMT) architecture aiming at CPU cores of embedded SoCs for consumer applications. This architecture reduces the hardware cost and design complexity of the SMT architecture by adopting in-order execution within threads and static resource partitioning among threads. In our architecture, processor resources are divided into three types depending on their related pipeline stages and static partitioning is applied individually to each resource type. Each thread can perform its operation using the resource partition to which it belongs. Simulation results show that reasonable static partitioning reduces the hardware cost and design complexity of SMT processors while having little negative impact on or even improving performance, compared with full resource sharing.

AB - This paper proposes a simplified simultaneous multithreading (SMT) architecture aiming at CPU cores of embedded SoCs for consumer applications. This architecture reduces the hardware cost and design complexity of the SMT architecture by adopting in-order execution within threads and static resource partitioning among threads. In our architecture, processor resources are divided into three types depending on their related pipeline stages and static partitioning is applied individually to each resource type. Each thread can perform its operation using the resource partition to which it belongs. Simulation results show that reasonable static partitioning reduces the hardware cost and design complexity of SMT processors while having little negative impact on or even improving performance, compared with full resource sharing.

UR - http://www.scopus.com/inward/record.url?scp=13944262167&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=13944262167&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:13944262167

VL - 3320

SP - 539

EP - 544

JO - Lecture Notes in Computer Science

JF - Lecture Notes in Computer Science

SN - 0302-9743

ER -