An integrated mapping table for hybrid FTL with fault-tolerant address cache

Jung Wook Park, Seung Ho Park, Gi Ho Park, Shin-Dug Kim

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Hybrid mapping technique is one of the most popular FTL (flash translation layer) mechanisms that perform flash address mapping efficiently. As the amount of flash storage grows, entire mapping tables for FTL cannot be loaded into the fast SRAM and physical page addresses are stored in the spare area. In such schemes, a page address cache is usually applied to decrease spare area searching time. However, significant amount of data information should be abandoned even if only a few cached addresses are lost by any power failure. The proposed method provides a table management scheme for hybrid mapping with its associated page address cache that can recover any lost data. Entire tables are integrated into the proposed map block, stored in a part of flash storage. The proposed table management scheme integrates various meta-data into a single hybrid map block which contains entire physical page table. The initial scan on this map block can generate various meta-data tables. Finally, the simulation results with general PC workload shows that, the proposed address cache shows miss rates below 1%.

Original languageEnglish
Pages (from-to)368-374
Number of pages7
Journalieice electronics express
Volume6
Issue number7
DOIs
Publication statusPublished - 2009 Apr 10

Fingerprint

flash
Metadata
metadata
Static random access storage
simulation

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

Park, Jung Wook ; Park, Seung Ho ; Park, Gi Ho ; Kim, Shin-Dug. / An integrated mapping table for hybrid FTL with fault-tolerant address cache. In: ieice electronics express. 2009 ; Vol. 6, No. 7. pp. 368-374.
@article{a03bf1007dbd4719b2585c4e81a2d88a,
title = "An integrated mapping table for hybrid FTL with fault-tolerant address cache",
abstract = "Hybrid mapping technique is one of the most popular FTL (flash translation layer) mechanisms that perform flash address mapping efficiently. As the amount of flash storage grows, entire mapping tables for FTL cannot be loaded into the fast SRAM and physical page addresses are stored in the spare area. In such schemes, a page address cache is usually applied to decrease spare area searching time. However, significant amount of data information should be abandoned even if only a few cached addresses are lost by any power failure. The proposed method provides a table management scheme for hybrid mapping with its associated page address cache that can recover any lost data. Entire tables are integrated into the proposed map block, stored in a part of flash storage. The proposed table management scheme integrates various meta-data into a single hybrid map block which contains entire physical page table. The initial scan on this map block can generate various meta-data tables. Finally, the simulation results with general PC workload shows that, the proposed address cache shows miss rates below 1{\%}.",
author = "Park, {Jung Wook} and Park, {Seung Ho} and Park, {Gi Ho} and Shin-Dug Kim",
year = "2009",
month = "4",
day = "10",
doi = "10.1587/elex.6.368",
language = "English",
volume = "6",
pages = "368--374",
journal = "IEICE Electronics Express",
issn = "1349-2543",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "7",

}

An integrated mapping table for hybrid FTL with fault-tolerant address cache. / Park, Jung Wook; Park, Seung Ho; Park, Gi Ho; Kim, Shin-Dug.

In: ieice electronics express, Vol. 6, No. 7, 10.04.2009, p. 368-374.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An integrated mapping table for hybrid FTL with fault-tolerant address cache

AU - Park, Jung Wook

AU - Park, Seung Ho

AU - Park, Gi Ho

AU - Kim, Shin-Dug

PY - 2009/4/10

Y1 - 2009/4/10

N2 - Hybrid mapping technique is one of the most popular FTL (flash translation layer) mechanisms that perform flash address mapping efficiently. As the amount of flash storage grows, entire mapping tables for FTL cannot be loaded into the fast SRAM and physical page addresses are stored in the spare area. In such schemes, a page address cache is usually applied to decrease spare area searching time. However, significant amount of data information should be abandoned even if only a few cached addresses are lost by any power failure. The proposed method provides a table management scheme for hybrid mapping with its associated page address cache that can recover any lost data. Entire tables are integrated into the proposed map block, stored in a part of flash storage. The proposed table management scheme integrates various meta-data into a single hybrid map block which contains entire physical page table. The initial scan on this map block can generate various meta-data tables. Finally, the simulation results with general PC workload shows that, the proposed address cache shows miss rates below 1%.

AB - Hybrid mapping technique is one of the most popular FTL (flash translation layer) mechanisms that perform flash address mapping efficiently. As the amount of flash storage grows, entire mapping tables for FTL cannot be loaded into the fast SRAM and physical page addresses are stored in the spare area. In such schemes, a page address cache is usually applied to decrease spare area searching time. However, significant amount of data information should be abandoned even if only a few cached addresses are lost by any power failure. The proposed method provides a table management scheme for hybrid mapping with its associated page address cache that can recover any lost data. Entire tables are integrated into the proposed map block, stored in a part of flash storage. The proposed table management scheme integrates various meta-data into a single hybrid map block which contains entire physical page table. The initial scan on this map block can generate various meta-data tables. Finally, the simulation results with general PC workload shows that, the proposed address cache shows miss rates below 1%.

UR - http://www.scopus.com/inward/record.url?scp=67549127801&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67549127801&partnerID=8YFLogxK

U2 - 10.1587/elex.6.368

DO - 10.1587/elex.6.368

M3 - Article

AN - SCOPUS:67549127801

VL - 6

SP - 368

EP - 374

JO - IEICE Electronics Express

JF - IEICE Electronics Express

SN - 1349-2543

IS - 7

ER -