Abstract
The proposed time-interleaved (TI) band-pass sigma-delta modulator (BPSDM) simultaneously provides two channel analog-to-digital conversions with sharing operational transconductance amplifiers (OTA) for in-phase/quadraturephase (I/Q) channels of a digital intermediate frequency (IF) system. The architecture leads to reduced silicon area and power consumption while suppressing the effects of I/Q channel mismatches. The proposed TI BPSDM block in I/Q channels was designed and simulated for a 30-MHz IF system with a 0.35-μm CMOS process. The simulated peak signal-to-noise-plus-distortion ratio (SNDR) for a 1.25-MHz bandwidth in each I/Q channels is approximately 61.2 dB with mismatches while dissipating 70 mW from a 3.3-V supply and occupying 1.78 mm2.
| Original language | English |
|---|---|
| Publication status | Published - 2005 |
| Event | 5th IEE International Conference on Advanced A/D and D/A Conversion Techniques and Their Applications, ADDA 2005 - Limerick, Ireland Duration: 2005 Jul 25 → 2005 Jul 27 |
Conference
| Conference | 5th IEE International Conference on Advanced A/D and D/A Conversion Techniques and Their Applications, ADDA 2005 |
|---|---|
| Country/Territory | Ireland |
| City | Limerick |
| Period | 05/7/25 → 05/7/27 |
Bibliographical note
Funding Information:This work was supported in part by the Ministry of Information & Communications, Korea, under the Information Technology Research Center Support Program and the authors would like to show their appreciation to the CAD tool support from IC Design Education Center.
Publisher Copyright:
© 2005 Institution of Engineering and Technology. All rights reserved.
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering