An MTJ-based non-volatile flip-flop for high-performance SoC

Youngdon Jung, Jisu Kim, Kyungho Ryu, Jung Pill Kim, Seung H. Kang, Seongook Jung

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

The conventional magnetic tunneling junction (MTJ)-based non-volatile D flip-flop (NVDFF) has a slow D-Q delay and a tradeoff between its D-Q delay and its sensing current. In addition, a sufficient write current cannot be obtained with the core device, since two MTJs exist in the write path and a write current degradation problem occurs due to the precharge transistors. The proposed MTJ-based non-volatile semidynamic flip-flop (NVSDFF) has a semidynamic structure that ensures a fast D-Q delay and separates the sensing circuit from the D-Q signal path to reduce the sensing current without affecting the D-Q delay. The proposed NVSDFF also provides a sufficient write current by merely using the core device, since only one MTJ exists in the write path. In addition, the head switch, which is added to remove the write current degradation problem, further reduces the sensing current. Thus, the proposed NVSDFF has a higher read disturbance margin than the previous NVDFF with an IO device. The HSPICE simulation results with the industry-compatible 45-nm model parameter show that the D-Q delay in the proposed NVSDFF is 50.5% of that of the previous NVDFF with an IO device, and the sensing current, 32.3%. In the proposed NVSDFF, the read disturbance margin is 15.9% larger than in the previous NVDFF with an IO device, and the area is 17.8% smaller.

Original languageEnglish
Pages (from-to)394-406
Number of pages13
JournalInternational Journal of Circuit Theory and Applications
Volume42
Issue number4
DOIs
Publication statusPublished - 2014 Jan 1

Fingerprint

Flip flop circuits
Flip
High Performance
Sensing
Margin
Path
Degradation
Disturbance
Sufficient
System-on-chip
Switch
Transistors
Trade-offs
Switches
Industry
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Cite this

Jung, Youngdon ; Kim, Jisu ; Ryu, Kyungho ; Kim, Jung Pill ; Kang, Seung H. ; Jung, Seongook. / An MTJ-based non-volatile flip-flop for high-performance SoC. In: International Journal of Circuit Theory and Applications. 2014 ; Vol. 42, No. 4. pp. 394-406.
@article{fa27c81e84a34356acdb96b7ec96ef4e,
title = "An MTJ-based non-volatile flip-flop for high-performance SoC",
abstract = "The conventional magnetic tunneling junction (MTJ)-based non-volatile D flip-flop (NVDFF) has a slow D-Q delay and a tradeoff between its D-Q delay and its sensing current. In addition, a sufficient write current cannot be obtained with the core device, since two MTJs exist in the write path and a write current degradation problem occurs due to the precharge transistors. The proposed MTJ-based non-volatile semidynamic flip-flop (NVSDFF) has a semidynamic structure that ensures a fast D-Q delay and separates the sensing circuit from the D-Q signal path to reduce the sensing current without affecting the D-Q delay. The proposed NVSDFF also provides a sufficient write current by merely using the core device, since only one MTJ exists in the write path. In addition, the head switch, which is added to remove the write current degradation problem, further reduces the sensing current. Thus, the proposed NVSDFF has a higher read disturbance margin than the previous NVDFF with an IO device. The HSPICE simulation results with the industry-compatible 45-nm model parameter show that the D-Q delay in the proposed NVSDFF is 50.5{\%} of that of the previous NVDFF with an IO device, and the sensing current, 32.3{\%}. In the proposed NVSDFF, the read disturbance margin is 15.9{\%} larger than in the previous NVDFF with an IO device, and the area is 17.8{\%} smaller.",
author = "Youngdon Jung and Jisu Kim and Kyungho Ryu and Kim, {Jung Pill} and Kang, {Seung H.} and Seongook Jung",
year = "2014",
month = "1",
day = "1",
doi = "10.1002/cta.1859",
language = "English",
volume = "42",
pages = "394--406",
journal = "International Journal of Circuit Theory and Applications",
issn = "0098-9886",
publisher = "John Wiley and Sons Ltd",
number = "4",

}

An MTJ-based non-volatile flip-flop for high-performance SoC. / Jung, Youngdon; Kim, Jisu; Ryu, Kyungho; Kim, Jung Pill; Kang, Seung H.; Jung, Seongook.

In: International Journal of Circuit Theory and Applications, Vol. 42, No. 4, 01.01.2014, p. 394-406.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An MTJ-based non-volatile flip-flop for high-performance SoC

AU - Jung, Youngdon

AU - Kim, Jisu

AU - Ryu, Kyungho

AU - Kim, Jung Pill

AU - Kang, Seung H.

AU - Jung, Seongook

PY - 2014/1/1

Y1 - 2014/1/1

N2 - The conventional magnetic tunneling junction (MTJ)-based non-volatile D flip-flop (NVDFF) has a slow D-Q delay and a tradeoff between its D-Q delay and its sensing current. In addition, a sufficient write current cannot be obtained with the core device, since two MTJs exist in the write path and a write current degradation problem occurs due to the precharge transistors. The proposed MTJ-based non-volatile semidynamic flip-flop (NVSDFF) has a semidynamic structure that ensures a fast D-Q delay and separates the sensing circuit from the D-Q signal path to reduce the sensing current without affecting the D-Q delay. The proposed NVSDFF also provides a sufficient write current by merely using the core device, since only one MTJ exists in the write path. In addition, the head switch, which is added to remove the write current degradation problem, further reduces the sensing current. Thus, the proposed NVSDFF has a higher read disturbance margin than the previous NVDFF with an IO device. The HSPICE simulation results with the industry-compatible 45-nm model parameter show that the D-Q delay in the proposed NVSDFF is 50.5% of that of the previous NVDFF with an IO device, and the sensing current, 32.3%. In the proposed NVSDFF, the read disturbance margin is 15.9% larger than in the previous NVDFF with an IO device, and the area is 17.8% smaller.

AB - The conventional magnetic tunneling junction (MTJ)-based non-volatile D flip-flop (NVDFF) has a slow D-Q delay and a tradeoff between its D-Q delay and its sensing current. In addition, a sufficient write current cannot be obtained with the core device, since two MTJs exist in the write path and a write current degradation problem occurs due to the precharge transistors. The proposed MTJ-based non-volatile semidynamic flip-flop (NVSDFF) has a semidynamic structure that ensures a fast D-Q delay and separates the sensing circuit from the D-Q signal path to reduce the sensing current without affecting the D-Q delay. The proposed NVSDFF also provides a sufficient write current by merely using the core device, since only one MTJ exists in the write path. In addition, the head switch, which is added to remove the write current degradation problem, further reduces the sensing current. Thus, the proposed NVSDFF has a higher read disturbance margin than the previous NVDFF with an IO device. The HSPICE simulation results with the industry-compatible 45-nm model parameter show that the D-Q delay in the proposed NVSDFF is 50.5% of that of the previous NVDFF with an IO device, and the sensing current, 32.3%. In the proposed NVSDFF, the read disturbance margin is 15.9% larger than in the previous NVDFF with an IO device, and the area is 17.8% smaller.

UR - http://www.scopus.com/inward/record.url?scp=84899419210&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84899419210&partnerID=8YFLogxK

U2 - 10.1002/cta.1859

DO - 10.1002/cta.1859

M3 - Article

AN - SCOPUS:84899419210

VL - 42

SP - 394

EP - 406

JO - International Journal of Circuit Theory and Applications

JF - International Journal of Circuit Theory and Applications

SN - 0098-9886

IS - 4

ER -