An object-based parallel rendering system

J. Park; Moon Hee Choi; Won Kee Hong; Woo Chan Park; Shin Dug Kim

doi:10.1109/HPC.2000.843542

An object-based parallel rendering system

J. Park, Moon Hee Choi, Won Kee Hong, Woo Chan Park, Shin Dug Kim

Department of Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Image composition architecture for polygon rendering is the most promising candidate for high performance. It does not suffer from any disadvantage of screen subdivision architecture (i.e., load imbalance and increased clipping time). However, in this architecture, the image composition operation cannot be overlapped with the calculation operation for computing an image and the memory requirement for local frame buffer is very large. The object based parallel rendering system (OBPRS) that is based on the image composition architecture is proposed and the objective of the OBPRS is to remove the disadvantages of the image composition architecture. According to the simulation results with a 64-renderer system, the OBPRS takes only about 80% of the rendering time of the image composition architecture. Also, it requires only 85% of the memory requirement for local frame buffer of the screen subdivision architecture. Thus the OBPRS turns out to be an effective system model, providing high performance to cost ratio.

Original language	English
Title of host publication	Proceedings - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	766-771
Number of pages	6
Volume	2
ISBN (Electronic)	0769505902, 9780769505909
DOIs	https://doi.org/10.1109/HPC.2000.843542
Publication status	Published - 2000 Jan 1
Event	4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000 - Beijing, China Duration: 2000 May 14 → 2000 May 17

Other

Other	4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000
Country	China
City	Beijing
Period	00/5/14 → 00/5/17

All Science Journal Classification (ASJC) codes

Computational Theory and Mathematics
Computer Networks and Communications
Computer Science Applications

Access to Document

10.1109/HPC.2000.843542

Fingerprint Dive into the research topics of 'An object-based parallel rendering system'. Together they form a unique fingerprint.

Cite this

Park, J., Choi, M. H., Hong, W. K., Park, W. C., & Kim, S. D. (2000). An object-based parallel rendering system. In Proceedings - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000 (Vol. 2, pp. 766-771). [843542] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/HPC.2000.843542

@inproceedings{b53f65c3505846bc936db777791586fa,

title = "An object-based parallel rendering system",

abstract = "Image composition architecture for polygon rendering is the most promising candidate for high performance. It does not suffer from any disadvantage of screen subdivision architecture (i.e., load imbalance and increased clipping time). However, in this architecture, the image composition operation cannot be overlapped with the calculation operation for computing an image and the memory requirement for local frame buffer is very large. The object based parallel rendering system (OBPRS) that is based on the image composition architecture is proposed and the objective of the OBPRS is to remove the disadvantages of the image composition architecture. According to the simulation results with a 64-renderer system, the OBPRS takes only about 80% of the rendering time of the image composition architecture. Also, it requires only 85% of the memory requirement for local frame buffer of the screen subdivision architecture. Thus the OBPRS turns out to be an effective system model, providing high performance to cost ratio.",

author = "J. Park and Choi, {Moon Hee} and Hong, {Won Kee} and Park, {Woo Chan} and Kim, {Shin Dug}",

year = "2000",

month = jan,

day = "1",

doi = "10.1109/HPC.2000.843542",

language = "English",

volume = "2",

pages = "766--771",

booktitle = "Proceedings - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

address = "United States",

note = "4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000 ; Conference date: 14-05-2000 Through 17-05-2000",

}

Park, J, Choi, MH, Hong, WK, Park, WC & Kim, SD 2000, An object-based parallel rendering system. in Proceedings - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000. vol. 2, 843542, Institute of Electrical and Electronics Engineers Inc., pp. 766-771, 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000, Beijing, China, 00/5/14. https://doi.org/10.1109/HPC.2000.843542

An object-based parallel rendering system. / Park, J.; Choi, Moon Hee; Hong, Won Kee; Park, Woo Chan; Kim, Shin Dug.

Proceedings - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000. Vol. 2 Institute of Electrical and Electronics Engineers Inc., 2000. p. 766-771 843542.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - An object-based parallel rendering system

AU - Park, J.

AU - Choi, Moon Hee

AU - Hong, Won Kee

AU - Park, Woo Chan

AU - Kim, Shin Dug

PY - 2000/1/1

Y1 - 2000/1/1

N2 - Image composition architecture for polygon rendering is the most promising candidate for high performance. It does not suffer from any disadvantage of screen subdivision architecture (i.e., load imbalance and increased clipping time). However, in this architecture, the image composition operation cannot be overlapped with the calculation operation for computing an image and the memory requirement for local frame buffer is very large. The object based parallel rendering system (OBPRS) that is based on the image composition architecture is proposed and the objective of the OBPRS is to remove the disadvantages of the image composition architecture. According to the simulation results with a 64-renderer system, the OBPRS takes only about 80% of the rendering time of the image composition architecture. Also, it requires only 85% of the memory requirement for local frame buffer of the screen subdivision architecture. Thus the OBPRS turns out to be an effective system model, providing high performance to cost ratio.

AB - Image composition architecture for polygon rendering is the most promising candidate for high performance. It does not suffer from any disadvantage of screen subdivision architecture (i.e., load imbalance and increased clipping time). However, in this architecture, the image composition operation cannot be overlapped with the calculation operation for computing an image and the memory requirement for local frame buffer is very large. The object based parallel rendering system (OBPRS) that is based on the image composition architecture is proposed and the objective of the OBPRS is to remove the disadvantages of the image composition architecture. According to the simulation results with a 64-renderer system, the OBPRS takes only about 80% of the rendering time of the image composition architecture. Also, it requires only 85% of the memory requirement for local frame buffer of the screen subdivision architecture. Thus the OBPRS turns out to be an effective system model, providing high performance to cost ratio.

UR - http://www.scopus.com/inward/record.url?scp=84960451465&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84960451465&partnerID=8YFLogxK

U2 - 10.1109/HPC.2000.843542

DO - 10.1109/HPC.2000.843542

M3 - Conference contribution

AN - SCOPUS:84960451465

VL - 2

SP - 766

EP - 771

BT - Proceedings - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000

Y2 - 14 May 2000 through 17 May 2000

ER -