An offset-canceling triple-stage sensing circuit for deep submicrometer STT-RAM

Taehui Na, Jisu Kim, Jung Pill Kim, Seung H. Kang, Seongook Jung

Research output: Contribution to journalArticle

21 Citations (Scopus)

Abstract

Spin-transfer torque random access memory (STT-RAM) is considered to be a leading candidate for next-generation memory. As technology scales, however, the sensing margin of STT-RAM is significantly degraded because of increased process variation. Furthermore, the sensing current should be < 20μ A to protect the read disturbance in the beyond 45-nm technology, leading to a further decrease in the sensing margin. To achieve a target yield of six sigma in the beyond 45-nm technology with a sensing current of < 20 μ A, an offset-canceling triple-stage (OCTS) sensing circuit is proposed in this brief. The OCTS sensing circuit can overcome the sensing margin and read disturbance problems by sacrificing the sensing time. Monte Carlo HSPICE simulation results using a 45-nm technology model show that the OCTS sensing circuit achieves a target yield of six sigma (96.74% for 32 Mb) with a sensing current of 20 μ A and a sensing time of 6.4 ns.

Original languageEnglish
Article number6701219
Pages (from-to)1620-1624
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume22
Issue number7
DOIs
Publication statusPublished - 2014 Jan 1

Fingerprint

Torque
Data storage equipment
Networks (circuits)
Six sigma

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{dc421e7b93ee48c9bfe9e0c63a4a8c97,
title = "An offset-canceling triple-stage sensing circuit for deep submicrometer STT-RAM",
abstract = "Spin-transfer torque random access memory (STT-RAM) is considered to be a leading candidate for next-generation memory. As technology scales, however, the sensing margin of STT-RAM is significantly degraded because of increased process variation. Furthermore, the sensing current should be < 20μ A to protect the read disturbance in the beyond 45-nm technology, leading to a further decrease in the sensing margin. To achieve a target yield of six sigma in the beyond 45-nm technology with a sensing current of < 20 μ A, an offset-canceling triple-stage (OCTS) sensing circuit is proposed in this brief. The OCTS sensing circuit can overcome the sensing margin and read disturbance problems by sacrificing the sensing time. Monte Carlo HSPICE simulation results using a 45-nm technology model show that the OCTS sensing circuit achieves a target yield of six sigma (96.74{\%} for 32 Mb) with a sensing current of 20 μ A and a sensing time of 6.4 ns.",
author = "Taehui Na and Jisu Kim and Kim, {Jung Pill} and Kang, {Seung H.} and Seongook Jung",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/TVLSI.2013.2294095",
language = "English",
volume = "22",
pages = "1620--1624",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

An offset-canceling triple-stage sensing circuit for deep submicrometer STT-RAM. / Na, Taehui; Kim, Jisu; Kim, Jung Pill; Kang, Seung H.; Jung, Seongook.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 7, 6701219, 01.01.2014, p. 1620-1624.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An offset-canceling triple-stage sensing circuit for deep submicrometer STT-RAM

AU - Na, Taehui

AU - Kim, Jisu

AU - Kim, Jung Pill

AU - Kang, Seung H.

AU - Jung, Seongook

PY - 2014/1/1

Y1 - 2014/1/1

N2 - Spin-transfer torque random access memory (STT-RAM) is considered to be a leading candidate for next-generation memory. As technology scales, however, the sensing margin of STT-RAM is significantly degraded because of increased process variation. Furthermore, the sensing current should be < 20μ A to protect the read disturbance in the beyond 45-nm technology, leading to a further decrease in the sensing margin. To achieve a target yield of six sigma in the beyond 45-nm technology with a sensing current of < 20 μ A, an offset-canceling triple-stage (OCTS) sensing circuit is proposed in this brief. The OCTS sensing circuit can overcome the sensing margin and read disturbance problems by sacrificing the sensing time. Monte Carlo HSPICE simulation results using a 45-nm technology model show that the OCTS sensing circuit achieves a target yield of six sigma (96.74% for 32 Mb) with a sensing current of 20 μ A and a sensing time of 6.4 ns.

AB - Spin-transfer torque random access memory (STT-RAM) is considered to be a leading candidate for next-generation memory. As technology scales, however, the sensing margin of STT-RAM is significantly degraded because of increased process variation. Furthermore, the sensing current should be < 20μ A to protect the read disturbance in the beyond 45-nm technology, leading to a further decrease in the sensing margin. To achieve a target yield of six sigma in the beyond 45-nm technology with a sensing current of < 20 μ A, an offset-canceling triple-stage (OCTS) sensing circuit is proposed in this brief. The OCTS sensing circuit can overcome the sensing margin and read disturbance problems by sacrificing the sensing time. Monte Carlo HSPICE simulation results using a 45-nm technology model show that the OCTS sensing circuit achieves a target yield of six sigma (96.74% for 32 Mb) with a sensing current of 20 μ A and a sensing time of 6.4 ns.

UR - http://www.scopus.com/inward/record.url?scp=84903718188&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84903718188&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2013.2294095

DO - 10.1109/TVLSI.2013.2294095

M3 - Article

VL - 22

SP - 1620

EP - 1624

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 7

M1 - 6701219

ER -