Abstract
A standby current failure of the 80nm design-ruled Dynamic Random Access Memory (DRAM) during burn-in stress was investigated. In our case, hot electron induced punch-through (HEIP) of a PMOS transistor was a leakage current source. The bake test is a useful method to identify the mechanism of a standby current failure due to hot carrier degradation.
Original language | English |
---|---|
Pages | 186-188 |
Number of pages | 3 |
Publication status | Published - 2005 |
Event | ISTFA 2005 - 31st International Symposium for Testing and Failure Analysis - San Jose, CA, United States Duration: 2005 Nov 6 → 2005 Nov 10 |
Other
Other | ISTFA 2005 - 31st International Symposium for Testing and Failure Analysis |
---|---|
Country/Territory | United States |
City | San Jose, CA |
Period | 05/11/6 → 05/11/10 |
All Science Journal Classification (ASJC) codes
- Control and Systems Engineering
- Safety, Risk, Reliability and Quality
- Electrical and Electronic Engineering