Analyzing instruction prefetching techniques via a cache performance model: Effectiveness and limitations

Research output: Contribution to journalConference article

Abstract

Instruction prefetching methods are analyzed using a cache performance model. Improvement in performance achieved by using an instruction prefetching method is classified into two factors: the number of cache misses reduced by prefetching and the average amount of miss penalty reduced by successful prefetches. Conventional instruction prefetching methods are analyzed based on these two factors. Results show that the amount of miss penalty reduced by successful prefetches, called prefetch efficiency, is more crucial in obtaining a significant improvement in performance than the number of cache misses reduced by a given prefetching method. The effectiveness and limitations of conventional methods used to increase prefetch efficiency are examined using the analytical model and simulation. The analysis reveals that any effective instruction prefetching technique should be designed by utilizing the architectural characteristics of the underlying memory system as an important fundamental direction to achieve significant performance improvement required for future high performance systems.

Original languageEnglish
Pages (from-to)501-508
Number of pages8
JournalIEEE International Performance, Computing and Communications Conference, Proceedings
Publication statusPublished - 2000 Jan 1
EventIEEE International Performance, Computing, and Communications Conference (IPCCC 2000) - Phoenix, AZ, USA
Duration: 2000 Feb 202000 Feb 22

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Media Technology

Cite this