Analyzing instruction prefetching techniques via a cache performance model

Effectiveness and limitations

Research output: Contribution to journalConference article

Abstract

Instruction prefetching methods are analyzed using a cache performance model. Improvement in performance achieved by using an instruction prefetching method is classified into two factors: the number of cache misses reduced by prefetching and the average amount of miss penalty reduced by successful prefetches. Conventional instruction prefetching methods are analyzed based on these two factors. Results show that the amount of miss penalty reduced by successful prefetches, called prefetch efficiency, is more crucial in obtaining a significant improvement in performance than the number of cache misses reduced by a given prefetching method. The effectiveness and limitations of conventional methods used to increase prefetch efficiency are examined using the analytical model and simulation. The analysis reveals that any effective instruction prefetching technique should be designed by utilizing the architectural characteristics of the underlying memory system as an important fundamental direction to achieve significant performance improvement required for future high performance systems.

Original languageEnglish
Pages (from-to)501-508
Number of pages8
JournalIEEE International Performance, Computing and Communications Conference, Proceedings
Publication statusPublished - 2000 Jan 1

Fingerprint

Analytical models
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

@article{d3f62c0de07d4d30a09599b53e11fc70,
title = "Analyzing instruction prefetching techniques via a cache performance model: Effectiveness and limitations",
abstract = "Instruction prefetching methods are analyzed using a cache performance model. Improvement in performance achieved by using an instruction prefetching method is classified into two factors: the number of cache misses reduced by prefetching and the average amount of miss penalty reduced by successful prefetches. Conventional instruction prefetching methods are analyzed based on these two factors. Results show that the amount of miss penalty reduced by successful prefetches, called prefetch efficiency, is more crucial in obtaining a significant improvement in performance than the number of cache misses reduced by a given prefetching method. The effectiveness and limitations of conventional methods used to increase prefetch efficiency are examined using the analytical model and simulation. The analysis reveals that any effective instruction prefetching technique should be designed by utilizing the architectural characteristics of the underlying memory system as an important fundamental direction to achieve significant performance improvement required for future high performance systems.",
author = "Park, {Gi Ho} and Han, {Tack Don} and Kim, {Shin Dug}",
year = "2000",
month = "1",
day = "1",
language = "English",
pages = "501--508",
journal = "IEEE International Performance, Computing and Communications Conference, Proceedings",
issn = "1097-2641",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Analyzing instruction prefetching techniques via a cache performance model

T2 - Effectiveness and limitations

AU - Park, Gi Ho

AU - Han, Tack Don

AU - Kim, Shin Dug

PY - 2000/1/1

Y1 - 2000/1/1

N2 - Instruction prefetching methods are analyzed using a cache performance model. Improvement in performance achieved by using an instruction prefetching method is classified into two factors: the number of cache misses reduced by prefetching and the average amount of miss penalty reduced by successful prefetches. Conventional instruction prefetching methods are analyzed based on these two factors. Results show that the amount of miss penalty reduced by successful prefetches, called prefetch efficiency, is more crucial in obtaining a significant improvement in performance than the number of cache misses reduced by a given prefetching method. The effectiveness and limitations of conventional methods used to increase prefetch efficiency are examined using the analytical model and simulation. The analysis reveals that any effective instruction prefetching technique should be designed by utilizing the architectural characteristics of the underlying memory system as an important fundamental direction to achieve significant performance improvement required for future high performance systems.

AB - Instruction prefetching methods are analyzed using a cache performance model. Improvement in performance achieved by using an instruction prefetching method is classified into two factors: the number of cache misses reduced by prefetching and the average amount of miss penalty reduced by successful prefetches. Conventional instruction prefetching methods are analyzed based on these two factors. Results show that the amount of miss penalty reduced by successful prefetches, called prefetch efficiency, is more crucial in obtaining a significant improvement in performance than the number of cache misses reduced by a given prefetching method. The effectiveness and limitations of conventional methods used to increase prefetch efficiency are examined using the analytical model and simulation. The analysis reveals that any effective instruction prefetching technique should be designed by utilizing the architectural characteristics of the underlying memory system as an important fundamental direction to achieve significant performance improvement required for future high performance systems.

UR - http://www.scopus.com/inward/record.url?scp=0033731933&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033731933&partnerID=8YFLogxK

M3 - Conference article

SP - 501

EP - 508

JO - IEEE International Performance, Computing and Communications Conference, Proceedings

JF - IEEE International Performance, Computing and Communications Conference, Proceedings

SN - 1097-2641

ER -