Application of a low-glitch current cell in 10-bit CMOS current-steering DAC

Zhi Yuan Cui, Joong Ho Choi, Yeong Seuk Kim, Shi Ho Kim, Nam Soo Kim

Research output: Contribution to journalArticle

Abstract

Purpose - The purpose of this paper is to describe the application of low-glitch current cell in a digital to analog converter (DAC) to reduce the clock-feedthrough effect and achieve a low power consumption. Design/methodology/approach - A low-glitch current switch cell is applied in a ten-bit two-stage DAC which is composed of a unary cell matrix for six most significant bits and a binary weighted array for four least significant bits (LSBs). The current cell is composed of four transistors to neutralize the clock-feedthrough effect and it enables DAC to operate in good linearity and low power consumption. The prototype DAC is being implemented in a 0.35m complementary metal-oxide semiconductor process. The reduction in glitch energy and power consumption has been realized by preliminary experiment and simulation. Findings - Compared to conventional current cell, more than 15 per cent reduction of glitch energy has been obtained in this work. The DAC is estimated that differential nonlinearity is within 0.1 LSB and the maximum power consumption is 68?mW at the sampling frequency of 100?MHz. Originality/value - Comparison with other conventional work indicates that the current cell proposed in this paper shows much better performance in terms of switching spike and glitch, which may come from the extra dummy transistor in cell and reduce the clock-feedthrough effect. Electric converters Electric current Electric power transmission Semiconductors.

Original languageEnglish
Pages (from-to)35-40
Number of pages6
JournalMicroelectronics International
Volume26
Issue number3
DOIs
Publication statusPublished - 2009 Jul 31

Fingerprint

digital to analog converters
Digital to analog conversion
low currents
CMOS
Electric power utilization
Clocks
cells
clocks
Transistors
Electric converters
Electric power transmission
electric power transmission
transistors
Electric currents
dummies
Energy utilization
energy consumption
Metals
Switches
electric current

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics
  • Surfaces, Coatings and Films
  • Electrical and Electronic Engineering

Cite this

Cui, Zhi Yuan ; Choi, Joong Ho ; Kim, Yeong Seuk ; Kim, Shi Ho ; Kim, Nam Soo. / Application of a low-glitch current cell in 10-bit CMOS current-steering DAC. In: Microelectronics International. 2009 ; Vol. 26, No. 3. pp. 35-40.
@article{340d0aba220d4d0da17f701f1ab1e464,
title = "Application of a low-glitch current cell in 10-bit CMOS current-steering DAC",
abstract = "Purpose - The purpose of this paper is to describe the application of low-glitch current cell in a digital to analog converter (DAC) to reduce the clock-feedthrough effect and achieve a low power consumption. Design/methodology/approach - A low-glitch current switch cell is applied in a ten-bit two-stage DAC which is composed of a unary cell matrix for six most significant bits and a binary weighted array for four least significant bits (LSBs). The current cell is composed of four transistors to neutralize the clock-feedthrough effect and it enables DAC to operate in good linearity and low power consumption. The prototype DAC is being implemented in a 0.35m complementary metal-oxide semiconductor process. The reduction in glitch energy and power consumption has been realized by preliminary experiment and simulation. Findings - Compared to conventional current cell, more than 15 per cent reduction of glitch energy has been obtained in this work. The DAC is estimated that differential nonlinearity is within 0.1 LSB and the maximum power consumption is 68?mW at the sampling frequency of 100?MHz. Originality/value - Comparison with other conventional work indicates that the current cell proposed in this paper shows much better performance in terms of switching spike and glitch, which may come from the extra dummy transistor in cell and reduce the clock-feedthrough effect. Electric converters Electric current Electric power transmission Semiconductors.",
author = "Cui, {Zhi Yuan} and Choi, {Joong Ho} and Kim, {Yeong Seuk} and Kim, {Shi Ho} and Kim, {Nam Soo}",
year = "2009",
month = "7",
day = "31",
doi = "10.1108/13565360910981544",
language = "English",
volume = "26",
pages = "35--40",
journal = "Microelectronics International",
issn = "1356-5362",
publisher = "Emerald Group Publishing Ltd.",
number = "3",

}

Application of a low-glitch current cell in 10-bit CMOS current-steering DAC. / Cui, Zhi Yuan; Choi, Joong Ho; Kim, Yeong Seuk; Kim, Shi Ho; Kim, Nam Soo.

In: Microelectronics International, Vol. 26, No. 3, 31.07.2009, p. 35-40.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Application of a low-glitch current cell in 10-bit CMOS current-steering DAC

AU - Cui, Zhi Yuan

AU - Choi, Joong Ho

AU - Kim, Yeong Seuk

AU - Kim, Shi Ho

AU - Kim, Nam Soo

PY - 2009/7/31

Y1 - 2009/7/31

N2 - Purpose - The purpose of this paper is to describe the application of low-glitch current cell in a digital to analog converter (DAC) to reduce the clock-feedthrough effect and achieve a low power consumption. Design/methodology/approach - A low-glitch current switch cell is applied in a ten-bit two-stage DAC which is composed of a unary cell matrix for six most significant bits and a binary weighted array for four least significant bits (LSBs). The current cell is composed of four transistors to neutralize the clock-feedthrough effect and it enables DAC to operate in good linearity and low power consumption. The prototype DAC is being implemented in a 0.35m complementary metal-oxide semiconductor process. The reduction in glitch energy and power consumption has been realized by preliminary experiment and simulation. Findings - Compared to conventional current cell, more than 15 per cent reduction of glitch energy has been obtained in this work. The DAC is estimated that differential nonlinearity is within 0.1 LSB and the maximum power consumption is 68?mW at the sampling frequency of 100?MHz. Originality/value - Comparison with other conventional work indicates that the current cell proposed in this paper shows much better performance in terms of switching spike and glitch, which may come from the extra dummy transistor in cell and reduce the clock-feedthrough effect. Electric converters Electric current Electric power transmission Semiconductors.

AB - Purpose - The purpose of this paper is to describe the application of low-glitch current cell in a digital to analog converter (DAC) to reduce the clock-feedthrough effect and achieve a low power consumption. Design/methodology/approach - A low-glitch current switch cell is applied in a ten-bit two-stage DAC which is composed of a unary cell matrix for six most significant bits and a binary weighted array for four least significant bits (LSBs). The current cell is composed of four transistors to neutralize the clock-feedthrough effect and it enables DAC to operate in good linearity and low power consumption. The prototype DAC is being implemented in a 0.35m complementary metal-oxide semiconductor process. The reduction in glitch energy and power consumption has been realized by preliminary experiment and simulation. Findings - Compared to conventional current cell, more than 15 per cent reduction of glitch energy has been obtained in this work. The DAC is estimated that differential nonlinearity is within 0.1 LSB and the maximum power consumption is 68?mW at the sampling frequency of 100?MHz. Originality/value - Comparison with other conventional work indicates that the current cell proposed in this paper shows much better performance in terms of switching spike and glitch, which may come from the extra dummy transistor in cell and reduce the clock-feedthrough effect. Electric converters Electric current Electric power transmission Semiconductors.

UR - http://www.scopus.com/inward/record.url?scp=70349239126&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70349239126&partnerID=8YFLogxK

U2 - 10.1108/13565360910981544

DO - 10.1108/13565360910981544

M3 - Article

AN - SCOPUS:70349239126

VL - 26

SP - 35

EP - 40

JO - Microelectronics International

JF - Microelectronics International

SN - 1356-5362

IS - 3

ER -