Application of system-level em modeling to high-speed digital 1C packages and PCB's

Jong Gwan Yook; Linda P.B. Katehi; Karem A. Sakallah; Ray S. Martin; Lilly Huang; Tim A. Schreyer

doi:10.1109/22.641782

Application of system-level em modeling to high-speed digital 1C packages and PCB's

Jong Gwan Yook, Linda P.B. Katehi, Karem A. Sakallah, Ray S. Martin, Lilly Huang, Tim A. Schreyer

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

32 Citations (Scopus)

Abstract

A system-level electromagnetic (EM) modeling tool combining a three-dimensional (3-D) full-wave finite-element EMfield analysis tool and a time-domain electric-circuit simulator is developed and applied to various geometries such as multilayer printed circuit boards (PCB's), signal lines embedded in a PCB or package, and split power-distribution network. Since the signal integrity is a primary concern of high-speed digital circuits, the noise distributions on various circuit planes are evaluated from the analysis. These noise distributions, often called noice maps, are utilized to identify the location of the major source of simultaneous switching noise (SSN). This information can eventually be adapted for optimum placement of decoupling capacitors to minimize the noise fluctuations on the various circuit planes on an entire PCB.

Original language	English
Pages (from-to)	1847-1856
Number of pages	10
Journal	IEEE Transactions on Microwave Theory and Techniques
Volume	45
Issue number	10 PART 2
DOIs	https://doi.org/10.1109/22.641782
Publication status	Published - 1997

Bibliographical note

Funding Information:
Manuscript received February 25, 1997; revised June 6, 1997. This work was supported under a grant from Intel Corporation. J.-G. Yook, L. P. B. Katehi, and K. A. Sakallah are with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109-2122 USA. R. S. Martin, L. Huang, and T. A. Schreyer are with the Intel Corporation, Hillsboro, OR 97124-5961 USA. Publisher Item Identifier S 0018-9480(97)07387-0.

All Science Journal Classification (ASJC) codes

Radiation
Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1109/22.641782

Cite this

@article{c66ed5fcb3f04daeb127b8dadfb5cfa5,

title = "Application of system-level em modeling to high-speed digital 1C packages and PCB's",

abstract = "A system-level electromagnetic (EM) modeling tool combining a three-dimensional (3-D) full-wave finite-element EMfield analysis tool and a time-domain electric-circuit simulator is developed and applied to various geometries such as multilayer printed circuit boards (PCB's), signal lines embedded in a PCB or package, and split power-distribution network. Since the signal integrity is a primary concern of high-speed digital circuits, the noise distributions on various circuit planes are evaluated from the analysis. These noise distributions, often called noice maps, are utilized to identify the location of the major source of simultaneous switching noise (SSN). This information can eventually be adapted for optimum placement of decoupling capacitors to minimize the noise fluctuations on the various circuit planes on an entire PCB.",

author = "Yook, {Jong Gwan} and Katehi, {Linda P.B.} and Sakallah, {Karem A.} and Martin, {Ray S.} and Lilly Huang and Schreyer, {Tim A.}",

note = "Funding Information: Manuscript received February 25, 1997; revised June 6, 1997. This work was supported under a grant from Intel Corporation. J.-G. Yook, L. P. B. Katehi, and K. A. Sakallah are with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109-2122 USA. R. S. Martin, L. Huang, and T. A. Schreyer are with the Intel Corporation, Hillsboro, OR 97124-5961 USA. Publisher Item Identifier S 0018-9480(97)07387-0.",

year = "1997",

doi = "10.1109/22.641782",

language = "English",

volume = "45",

pages = "1847--1856",

journal = "IRE Transactions on Microwave Theory and Techniques",

issn = "0018-9480",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "10 PART 2",

}

TY - JOUR

T1 - Application of system-level em modeling to high-speed digital 1C packages and PCB's

AU - Yook, Jong Gwan

AU - Katehi, Linda P.B.

AU - Sakallah, Karem A.

AU - Martin, Ray S.

AU - Huang, Lilly

AU - Schreyer, Tim A.

N1 - Funding Information: Manuscript received February 25, 1997; revised June 6, 1997. This work was supported under a grant from Intel Corporation. J.-G. Yook, L. P. B. Katehi, and K. A. Sakallah are with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109-2122 USA. R. S. Martin, L. Huang, and T. A. Schreyer are with the Intel Corporation, Hillsboro, OR 97124-5961 USA. Publisher Item Identifier S 0018-9480(97)07387-0.

PY - 1997

Y1 - 1997

N2 - A system-level electromagnetic (EM) modeling tool combining a three-dimensional (3-D) full-wave finite-element EMfield analysis tool and a time-domain electric-circuit simulator is developed and applied to various geometries such as multilayer printed circuit boards (PCB's), signal lines embedded in a PCB or package, and split power-distribution network. Since the signal integrity is a primary concern of high-speed digital circuits, the noise distributions on various circuit planes are evaluated from the analysis. These noise distributions, often called noice maps, are utilized to identify the location of the major source of simultaneous switching noise (SSN). This information can eventually be adapted for optimum placement of decoupling capacitors to minimize the noise fluctuations on the various circuit planes on an entire PCB.

AB - A system-level electromagnetic (EM) modeling tool combining a three-dimensional (3-D) full-wave finite-element EMfield analysis tool and a time-domain electric-circuit simulator is developed and applied to various geometries such as multilayer printed circuit boards (PCB's), signal lines embedded in a PCB or package, and split power-distribution network. Since the signal integrity is a primary concern of high-speed digital circuits, the noise distributions on various circuit planes are evaluated from the analysis. These noise distributions, often called noice maps, are utilized to identify the location of the major source of simultaneous switching noise (SSN). This information can eventually be adapted for optimum placement of decoupling capacitors to minimize the noise fluctuations on the various circuit planes on an entire PCB.

UR - http://www.scopus.com/inward/record.url?scp=0031249223&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031249223&partnerID=8YFLogxK

U2 - 10.1109/22.641782

DO - 10.1109/22.641782

M3 - Article

AN - SCOPUS:0031249223

SN - 0018-9480

VL - 45

SP - 1847

EP - 1856

JO - IRE Transactions on Microwave Theory and Techniques

JF - IRE Transactions on Microwave Theory and Techniques

IS - 10 PART 2

ER -

Application of system-level em modeling to high-speed digital 1C packages and PCB's

Abstract

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this