Application specific adaptive double buffer managed on chip SIMD co-processor architecture

Cheong Ghil Kim, Shin Dug Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents an on chip SIMD co-processor (OCSC) architecture which is managed efficiently by a small-size application specific adaptive double buffer and targeting at computation-intensive video compression applications. Being tightly coupled to a main RISC processor, the proposed SIMD co-processor is composed of a control unit (CU), an 8 × 8 array of processing units (PUs), a bus interface unit (BIU), and double sets of application specific adaptive buffer (ADB). ADS brings the ability to hide memory access latency effectively such that while PUs are performing computation using values stored in one buffer, BIU and CU are loading the other buffer. Enabling row/column majoring order processing and diagonal based concurrent broadcasting, BIU achieves the high-speed computations of video compression. We evaluate the effect of memory latency hiding brought by ADB analytically and its optimal size on the proposed architecture for DCT application. The result shows that the memory latency hiding achieves 29.5% performance improvement for DCT with 512 bytes of small-size buffer over the non-buffered system.

Original languageEnglish
Title of host publicationProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2003
EditorsH.R. Arabnia, Y. Mun
PublisherCSREA Press
Pages1713-1719
Number of pages7
ISBN (Print)1892512416, 9781892512413
Publication statusPublished - 2003
EventProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications - Las Vegas, NV, United States
Duration: 2003 Jun 232003 Jun 26

Publication series

NameProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications
Volume4

Other

OtherProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications
CountryUnited States
CityLas Vegas, NV
Period03/6/2303/6/26

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'Application specific adaptive double buffer managed on chip SIMD co-processor architecture'. Together they form a unique fingerprint.

Cite this