Bandwidth improvement of CMOS-APD with carrier-acceleration technique

Myung Jae Lee, Jeong Min Lee, Holger Rücker, Woo-Young Choi

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

We present a silicon avalanche photodetector (APD) based on multiple P+/N-well junctions fabricated in standard complementary metal-oxide-semiconductor (CMOS) technology. In order to overcome the photodetection-bandwidth limitation of the CMOS-APD based on P+/N-well junction, carrier-acceleration technique is proposed. With this technique, the photogenerated carriers in the charge-neutral N-well region are accelerated by the extrinsic electric field. To induce the extrinsic electric field inside N-well, the CMOS-APD is designed with multiple junctions to reduce the distance between two different N-well biasing contacts. Its performance is simulated and measured with different bias voltages applied to N-well, and it is demonstrated that the CMOS-APD with the carrier-acceleration technique provides higher photodetection bandwidth.

Original languageEnglish
Article number7083731
Pages (from-to)1387-1390
Number of pages4
JournalIEEE Photonics Technology Letters
Volume27
Issue number13
DOIs
Publication statusPublished - 2015 Jul 1

Fingerprint

Photodetectors
avalanches
photometers
CMOS
Metals
bandwidth
Bandwidth
Electric fields
electric fields
Silicon
Bias voltage
Oxide semiconductors
electric potential
silicon

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Atomic and Molecular Physics, and Optics
  • Electrical and Electronic Engineering

Cite this

Lee, Myung Jae ; Lee, Jeong Min ; Rücker, Holger ; Choi, Woo-Young. / Bandwidth improvement of CMOS-APD with carrier-acceleration technique. In: IEEE Photonics Technology Letters. 2015 ; Vol. 27, No. 13. pp. 1387-1390.
@article{d2e306cb48e143f0bd41cdf4d320bd90,
title = "Bandwidth improvement of CMOS-APD with carrier-acceleration technique",
abstract = "We present a silicon avalanche photodetector (APD) based on multiple P+/N-well junctions fabricated in standard complementary metal-oxide-semiconductor (CMOS) technology. In order to overcome the photodetection-bandwidth limitation of the CMOS-APD based on P+/N-well junction, carrier-acceleration technique is proposed. With this technique, the photogenerated carriers in the charge-neutral N-well region are accelerated by the extrinsic electric field. To induce the extrinsic electric field inside N-well, the CMOS-APD is designed with multiple junctions to reduce the distance between two different N-well biasing contacts. Its performance is simulated and measured with different bias voltages applied to N-well, and it is demonstrated that the CMOS-APD with the carrier-acceleration technique provides higher photodetection bandwidth.",
author = "Lee, {Myung Jae} and Lee, {Jeong Min} and Holger R{\"u}cker and Woo-Young Choi",
year = "2015",
month = "7",
day = "1",
doi = "10.1109/LPT.2015.2421811",
language = "English",
volume = "27",
pages = "1387--1390",
journal = "IEEE Photonics Technology Letters",
issn = "1041-1135",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "13",

}

Bandwidth improvement of CMOS-APD with carrier-acceleration technique. / Lee, Myung Jae; Lee, Jeong Min; Rücker, Holger; Choi, Woo-Young.

In: IEEE Photonics Technology Letters, Vol. 27, No. 13, 7083731, 01.07.2015, p. 1387-1390.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Bandwidth improvement of CMOS-APD with carrier-acceleration technique

AU - Lee, Myung Jae

AU - Lee, Jeong Min

AU - Rücker, Holger

AU - Choi, Woo-Young

PY - 2015/7/1

Y1 - 2015/7/1

N2 - We present a silicon avalanche photodetector (APD) based on multiple P+/N-well junctions fabricated in standard complementary metal-oxide-semiconductor (CMOS) technology. In order to overcome the photodetection-bandwidth limitation of the CMOS-APD based on P+/N-well junction, carrier-acceleration technique is proposed. With this technique, the photogenerated carriers in the charge-neutral N-well region are accelerated by the extrinsic electric field. To induce the extrinsic electric field inside N-well, the CMOS-APD is designed with multiple junctions to reduce the distance between two different N-well biasing contacts. Its performance is simulated and measured with different bias voltages applied to N-well, and it is demonstrated that the CMOS-APD with the carrier-acceleration technique provides higher photodetection bandwidth.

AB - We present a silicon avalanche photodetector (APD) based on multiple P+/N-well junctions fabricated in standard complementary metal-oxide-semiconductor (CMOS) technology. In order to overcome the photodetection-bandwidth limitation of the CMOS-APD based on P+/N-well junction, carrier-acceleration technique is proposed. With this technique, the photogenerated carriers in the charge-neutral N-well region are accelerated by the extrinsic electric field. To induce the extrinsic electric field inside N-well, the CMOS-APD is designed with multiple junctions to reduce the distance between two different N-well biasing contacts. Its performance is simulated and measured with different bias voltages applied to N-well, and it is demonstrated that the CMOS-APD with the carrier-acceleration technique provides higher photodetection bandwidth.

UR - http://www.scopus.com/inward/record.url?scp=84933502708&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84933502708&partnerID=8YFLogxK

U2 - 10.1109/LPT.2015.2421811

DO - 10.1109/LPT.2015.2421811

M3 - Article

VL - 27

SP - 1387

EP - 1390

JO - IEEE Photonics Technology Letters

JF - IEEE Photonics Technology Letters

SN - 1041-1135

IS - 13

M1 - 7083731

ER -