Abstract
This paper presents a monolithic implementation of a cryptosystem based on the Corron and Hahs scheme. The baseband chaotic encryption/decryption system has been designed at the transistor level and fabricated using the AMI1.2 μm CMOS technology available through the MOSIS foundry. While the mathematical model of the Lorenz system is straightforward, its silicon implementation is not. Typical circuit design considerations need to be considered such as the system's dynamic range, internal signal processing mode and basic building blocks all with the intent to provide an optimal design. This paper addresses in detail i) a new generalized Lorenz system of equations suitable for hardware implementations, ii) practical design considerations of the cryptosystem and iii) actual chip-test measurement results that verify theoretical results.
Original language | English |
---|---|
Pages (from-to) | V-442-V-445 |
Journal | Proceedings - IEEE International Symposium on Circuits and Systems |
Volume | 5 |
Publication status | Published - 1999 |
Event | Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99 - Orlando, FL, USA Duration: 1999 May 30 → 1999 Jun 2 |
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering