Abstract
This paper describes a highly linear current four quadrant multiplier. The circuit is designed to operate in a fully differential way. It is based in the square-law characteristic of MOS transistors in saturation region. SPICE simulations with 2 μm CMOS parameters are shown that verify the operation of the circuit.
| Original language | English |
|---|---|
| Pages | 237-240 |
| Number of pages | 4 |
| Publication status | Published - 1997 Dec 1 |
| Event | Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2) - Sacramento, CA, USA Duration: 1997 Aug 3 → 1997 Aug 6 |
Other
| Other | Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2) |
|---|---|
| City | Sacramento, CA, USA |
| Period | 97/8/3 → 97/8/6 |
Fingerprint
All Science Journal Classification (ASJC) codes
- Electronic, Optical and Magnetic Materials
- Electrical and Electronic Engineering
Cite this
}
CMOS four quadrant current/transconductance multiplier. / Diaz-Sanchez, Alejandro; Ramirez-Angulo, Jaime; Sanchez-Sinencio, Edgar; Han, Gunhee.
1997. 237-240 Paper presented at Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, .Research output: Contribution to conference › Paper
TY - CONF
T1 - CMOS four quadrant current/transconductance multiplier
AU - Diaz-Sanchez, Alejandro
AU - Ramirez-Angulo, Jaime
AU - Sanchez-Sinencio, Edgar
AU - Han, Gunhee
PY - 1997/12/1
Y1 - 1997/12/1
N2 - This paper describes a highly linear current four quadrant multiplier. The circuit is designed to operate in a fully differential way. It is based in the square-law characteristic of MOS transistors in saturation region. SPICE simulations with 2 μm CMOS parameters are shown that verify the operation of the circuit.
AB - This paper describes a highly linear current four quadrant multiplier. The circuit is designed to operate in a fully differential way. It is based in the square-law characteristic of MOS transistors in saturation region. SPICE simulations with 2 μm CMOS parameters are shown that verify the operation of the circuit.
UR - http://www.scopus.com/inward/record.url?scp=0031345849&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0031345849&partnerID=8YFLogxK
M3 - Paper
AN - SCOPUS:0031345849
SP - 237
EP - 240
ER -