CMOS four quadrant current/transconductance multiplier

Alejandro Diaz-Sanchez, Jaime Ramirez-Angulo, Edgar Sanchez-Sinencio, Gunhee Han

Research output: Contribution to conferencePaper

1 Citation (Scopus)

Abstract

This paper describes a highly linear current four quadrant multiplier. The circuit is designed to operate in a fully differential way. It is based in the square-law characteristic of MOS transistors in saturation region. SPICE simulations with 2 μm CMOS parameters are shown that verify the operation of the circuit.

Original languageEnglish
Pages237-240
Number of pages4
Publication statusPublished - 1997 Dec 1
EventProceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2) - Sacramento, CA, USA
Duration: 1997 Aug 31997 Aug 6

Other

OtherProceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2)
CitySacramento, CA, USA
Period97/8/397/8/6

Fingerprint

Transconductance
Networks (circuits)
MOSFET devices
SPICE

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Diaz-Sanchez, A., Ramirez-Angulo, J., Sanchez-Sinencio, E., & Han, G. (1997). CMOS four quadrant current/transconductance multiplier. 237-240. Paper presented at Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, .
Diaz-Sanchez, Alejandro ; Ramirez-Angulo, Jaime ; Sanchez-Sinencio, Edgar ; Han, Gunhee. / CMOS four quadrant current/transconductance multiplier. Paper presented at Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, .4 p.
@conference{891a3d37a77b4e2ba79b5fc8955e3ead,
title = "CMOS four quadrant current/transconductance multiplier",
abstract = "This paper describes a highly linear current four quadrant multiplier. The circuit is designed to operate in a fully differential way. It is based in the square-law characteristic of MOS transistors in saturation region. SPICE simulations with 2 μm CMOS parameters are shown that verify the operation of the circuit.",
author = "Alejandro Diaz-Sanchez and Jaime Ramirez-Angulo and Edgar Sanchez-Sinencio and Gunhee Han",
year = "1997",
month = "12",
day = "1",
language = "English",
pages = "237--240",
note = "Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2) ; Conference date: 03-08-1997 Through 06-08-1997",

}

Diaz-Sanchez, A, Ramirez-Angulo, J, Sanchez-Sinencio, E & Han, G 1997, 'CMOS four quadrant current/transconductance multiplier', Paper presented at Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, 97/8/3 - 97/8/6 pp. 237-240.

CMOS four quadrant current/transconductance multiplier. / Diaz-Sanchez, Alejandro; Ramirez-Angulo, Jaime; Sanchez-Sinencio, Edgar; Han, Gunhee.

1997. 237-240 Paper presented at Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - CMOS four quadrant current/transconductance multiplier

AU - Diaz-Sanchez, Alejandro

AU - Ramirez-Angulo, Jaime

AU - Sanchez-Sinencio, Edgar

AU - Han, Gunhee

PY - 1997/12/1

Y1 - 1997/12/1

N2 - This paper describes a highly linear current four quadrant multiplier. The circuit is designed to operate in a fully differential way. It is based in the square-law characteristic of MOS transistors in saturation region. SPICE simulations with 2 μm CMOS parameters are shown that verify the operation of the circuit.

AB - This paper describes a highly linear current four quadrant multiplier. The circuit is designed to operate in a fully differential way. It is based in the square-law characteristic of MOS transistors in saturation region. SPICE simulations with 2 μm CMOS parameters are shown that verify the operation of the circuit.

UR - http://www.scopus.com/inward/record.url?scp=0031345849&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031345849&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0031345849

SP - 237

EP - 240

ER -

Diaz-Sanchez A, Ramirez-Angulo J, Sanchez-Sinencio E, Han G. CMOS four quadrant current/transconductance multiplier. 1997. Paper presented at Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, .