CMOS transconductance multipliers

A tutorial

Gunhee Han, Edgar Sánchez-Sinencio

Research output: Contribution to journalArticle

242 Citations (Scopus)

Abstract

Real-time analog multiplication of two signals is one of the most important operations in analog signal processing. The multiplier is used not only as a computational building block but also as a programming element in systems such as filters, neural networks, and as mixers and modulators in a communication system. Although high performance bipolar junction transistor multipliers have been available for some time, the CMOS multiplier implementation is still a challenging subject especially for low-voltage and low-power circuit design. Despite the large number of papers proposing new MOS multiplier structures, they can be roughly grouped into a few categories. This tutorial provides a complete survey of CMOS multipliers, presents a unified generation of multiplier architectures, and proposes the most recommended MOS multiplier structure. This tutorial could serve as a starting reference point (and metric) for comparison of new CMOS multiplier circuit configurations. An illustrative CMOS chip prototype verifying theoretical results is presented. Index Terms-CMOS multipliers, low noise design, low voltage circuits, multipliers.

Original languageEnglish
Pages (from-to)1550-1563
Number of pages14
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume45
Issue number12
DOIs
Publication statusPublished - 1998 Dec 1

Fingerprint

Transconductance
Networks (circuits)
Mixer circuits
Bipolar transistors
Electric potential
Modulators
Communication systems
Signal processing
Neural networks

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Electrical and Electronic Engineering

Cite this

@article{78d21e55967746e5921999a0454bd771,
title = "CMOS transconductance multipliers: A tutorial",
abstract = "Real-time analog multiplication of two signals is one of the most important operations in analog signal processing. The multiplier is used not only as a computational building block but also as a programming element in systems such as filters, neural networks, and as mixers and modulators in a communication system. Although high performance bipolar junction transistor multipliers have been available for some time, the CMOS multiplier implementation is still a challenging subject especially for low-voltage and low-power circuit design. Despite the large number of papers proposing new MOS multiplier structures, they can be roughly grouped into a few categories. This tutorial provides a complete survey of CMOS multipliers, presents a unified generation of multiplier architectures, and proposes the most recommended MOS multiplier structure. This tutorial could serve as a starting reference point (and metric) for comparison of new CMOS multiplier circuit configurations. An illustrative CMOS chip prototype verifying theoretical results is presented. Index Terms-CMOS multipliers, low noise design, low voltage circuits, multipliers.",
author = "Gunhee Han and Edgar S{\'a}nchez-Sinencio",
year = "1998",
month = "12",
day = "1",
doi = "10.1109/82.746667",
language = "English",
volume = "45",
pages = "1550--1563",
journal = "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing",
issn = "1057-7130",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

CMOS transconductance multipliers : A tutorial. / Han, Gunhee; Sánchez-Sinencio, Edgar.

In: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 45, No. 12, 01.12.1998, p. 1550-1563.

Research output: Contribution to journalArticle

TY - JOUR

T1 - CMOS transconductance multipliers

T2 - A tutorial

AU - Han, Gunhee

AU - Sánchez-Sinencio, Edgar

PY - 1998/12/1

Y1 - 1998/12/1

N2 - Real-time analog multiplication of two signals is one of the most important operations in analog signal processing. The multiplier is used not only as a computational building block but also as a programming element in systems such as filters, neural networks, and as mixers and modulators in a communication system. Although high performance bipolar junction transistor multipliers have been available for some time, the CMOS multiplier implementation is still a challenging subject especially for low-voltage and low-power circuit design. Despite the large number of papers proposing new MOS multiplier structures, they can be roughly grouped into a few categories. This tutorial provides a complete survey of CMOS multipliers, presents a unified generation of multiplier architectures, and proposes the most recommended MOS multiplier structure. This tutorial could serve as a starting reference point (and metric) for comparison of new CMOS multiplier circuit configurations. An illustrative CMOS chip prototype verifying theoretical results is presented. Index Terms-CMOS multipliers, low noise design, low voltage circuits, multipliers.

AB - Real-time analog multiplication of two signals is one of the most important operations in analog signal processing. The multiplier is used not only as a computational building block but also as a programming element in systems such as filters, neural networks, and as mixers and modulators in a communication system. Although high performance bipolar junction transistor multipliers have been available for some time, the CMOS multiplier implementation is still a challenging subject especially for low-voltage and low-power circuit design. Despite the large number of papers proposing new MOS multiplier structures, they can be roughly grouped into a few categories. This tutorial provides a complete survey of CMOS multipliers, presents a unified generation of multiplier architectures, and proposes the most recommended MOS multiplier structure. This tutorial could serve as a starting reference point (and metric) for comparison of new CMOS multiplier circuit configurations. An illustrative CMOS chip prototype verifying theoretical results is presented. Index Terms-CMOS multipliers, low noise design, low voltage circuits, multipliers.

UR - http://www.scopus.com/inward/record.url?scp=0032260167&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032260167&partnerID=8YFLogxK

U2 - 10.1109/82.746667

DO - 10.1109/82.746667

M3 - Article

VL - 45

SP - 1550

EP - 1563

JO - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

SN - 1057-7130

IS - 12

ER -