Code-Width Testing-Based Compact ADC BIST Circuit

Dongmyung Lee, Kwisung Yoo, Kicheol Kim, Gunhee Han, Sungho Kang

Research output: Contribution to journalArticle

28 Citations (Scopus)

Abstract

This paper proposes a new analog-to-digital converter,(ADC) built-in self-test,(BIST) scheme based on code-width and sample-difference testing that does not require a slope-calibrated ramp signal. The proposed BIST scheme can be implemented by a simple digital circuit whose gate count is only approximately 550. The proposed BIST scheme is verified by simulation with 138 test circuits of 6-b pipeline ADC with arbitrary faults. Simulation results show that it effectively detects not only the catastrophic faults but also some parametric faults. The simulated fault coverage is approximately 99%.

Original languageEnglish
Pages (from-to)603-606
Number of pages4
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume51
Issue number11
DOIs
Publication statusPublished - 2004 Nov

Fingerprint

Codes (standards)
Built-in self test
Digital to analog conversion
Networks (circuits)
Testing
Digital circuits
Pipelines

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Lee, Dongmyung ; Yoo, Kwisung ; Kim, Kicheol ; Han, Gunhee ; Kang, Sungho. / Code-Width Testing-Based Compact ADC BIST Circuit. In: IEEE Transactions on Circuits and Systems II: Express Briefs. 2004 ; Vol. 51, No. 11. pp. 603-606.
@article{3454fab97a9649e3b61969388ae5c13d,
title = "Code-Width Testing-Based Compact ADC BIST Circuit",
abstract = "This paper proposes a new analog-to-digital converter,(ADC) built-in self-test,(BIST) scheme based on code-width and sample-difference testing that does not require a slope-calibrated ramp signal. The proposed BIST scheme can be implemented by a simple digital circuit whose gate count is only approximately 550. The proposed BIST scheme is verified by simulation with 138 test circuits of 6-b pipeline ADC with arbitrary faults. Simulation results show that it effectively detects not only the catastrophic faults but also some parametric faults. The simulated fault coverage is approximately 99{\%}.",
author = "Dongmyung Lee and Kwisung Yoo and Kicheol Kim and Gunhee Han and Sungho Kang",
year = "2004",
month = "11",
doi = "10.1109/TCSII.2004.836034",
language = "English",
volume = "51",
pages = "603--606",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

Code-Width Testing-Based Compact ADC BIST Circuit. / Lee, Dongmyung; Yoo, Kwisung; Kim, Kicheol; Han, Gunhee; Kang, Sungho.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 51, No. 11, 11.2004, p. 603-606.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Code-Width Testing-Based Compact ADC BIST Circuit

AU - Lee, Dongmyung

AU - Yoo, Kwisung

AU - Kim, Kicheol

AU - Han, Gunhee

AU - Kang, Sungho

PY - 2004/11

Y1 - 2004/11

N2 - This paper proposes a new analog-to-digital converter,(ADC) built-in self-test,(BIST) scheme based on code-width and sample-difference testing that does not require a slope-calibrated ramp signal. The proposed BIST scheme can be implemented by a simple digital circuit whose gate count is only approximately 550. The proposed BIST scheme is verified by simulation with 138 test circuits of 6-b pipeline ADC with arbitrary faults. Simulation results show that it effectively detects not only the catastrophic faults but also some parametric faults. The simulated fault coverage is approximately 99%.

AB - This paper proposes a new analog-to-digital converter,(ADC) built-in self-test,(BIST) scheme based on code-width and sample-difference testing that does not require a slope-calibrated ramp signal. The proposed BIST scheme can be implemented by a simple digital circuit whose gate count is only approximately 550. The proposed BIST scheme is verified by simulation with 138 test circuits of 6-b pipeline ADC with arbitrary faults. Simulation results show that it effectively detects not only the catastrophic faults but also some parametric faults. The simulated fault coverage is approximately 99%.

UR - http://www.scopus.com/inward/record.url?scp=9744287059&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=9744287059&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2004.836034

DO - 10.1109/TCSII.2004.836034

M3 - Article

AN - SCOPUS:9744287059

VL - 51

SP - 603

EP - 606

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 11

ER -